- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄33779 > 440SP (Applied Micro Circuits Corp.) PowerPC 440SP Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | 440SP |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PowerPC 440SP Embedded Processor |
| 中文描述： | 嵌入式處理器的PowerPC 440SP |
| 文件頁數(shù)： | 55/85頁 |
| 文件大?。?/td> | 615K |
| 代理商： | 440SP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
PowerPC 440SP Embedded Processor
Revision 1.23 - Sept 26, 2006
AMCC Proprietary
59
Data Sheet
Ethernet Interface
EMCCD
Collision detection.
I
3.3V LVTTL
EMCCrS
Carrier sense.
I
3.3V LVTTL
EMCMDClk
Management data clock.
O
3.3V LVTTL
EMCMDIO
Transfer command and status information between MII
and PHY.
I/O
3.3V LVTTL
EMCRxD0:7
Receive data.
I
3.3V LVTTL
EMCRxDV
Receive data valid.
I
3.3V LVTTL
EMCRxErr
Receive error.
I
3.3V LVTTL
EMCRxClk
Receive clock.
I
3.3V LVTTL
EMCRefClk
Reference clock.
I
3.3V LVTTL
EMCTxClk
Transmit clock.
I
3.3V LVTTL
EMCGTxClk
Ethernet gigabit transmit clock.
O
3.3V LVTTL
EMCTxD0:7
Transmit data.
O
3.3V LVTTL
EMCTxEn
Transmit data enabled.
O
3.3V LVTTL
EMCTxErr,
Transmit error.
O
3.3V LVTTL
External Slave Peripheral Interface
PerAddr00:23
Peripheral address bus.
Note:PerAddr00 is the most significant bit (msb).
O3.3V LVTTL
1
PerBE0
External peripheral data bus byte enable.
O
3.3V LVTTL
1
PerBLast
Used by the peripheral controller to indicates the last
transfer of a memory access.
O3.3V LVTTL
PerCS0:2
External peripheral device select.
O
3.3V LVTTL
PerData0:7
Peripheral data bus.
Note:PerData0 is the most significant bit (msb).
I/O
3.3V LVTTL
1
PerOE
Used by peripheral controller or DMA controller
depending upon the type of transfer involved. When the
PPC440SP is the bus master, it enables the selected
device to drive the bus.
O3.3V LVTTL
PerPar0
External peripheral data bus byte parity.
I/O
3.3V LVTTL
1
PerReady
Used by a peripheral slave to indicate it is ready to
transfer data.
I3.3V LVTTL
PerR/W
Used as output by the peripheral controller. High
indicates a read from memory, low indicates a write to
memory.
O3.3V LVTTL
1
PerWE
Write Enable.
O
3.3V LVTTL
PerClk
Peripheral clock used by synchronous peripheral slaves.
O
3.3V LVTTL
PerErr
External error used as an input to record external slave
peripheral errors.
I
3.3V LVTTL
1, 5
Table 6. Signal Functional Description (Sheet 4 of 7)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 4414-308 | 8 POS SOIC ADAPTER |
| 4414-308LF | 8 POS SOIC ADAPTER |
| 4414-314 | 14 POS SOIC ADAPTER |
| 4414-314LF | 14 POS SOIC ADAPTER |
| 4414-316 | 16 POS SOIC ADAPTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 440SPE | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
| 440SRIB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMOKE ALARM 12-28VDC B/BK |
| 440SS001M08 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M09 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M10 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。