- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄33779 > 440SP (Applied Micro Circuits Corp.) PowerPC 440SP Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | 440SP |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PowerPC 440SP Embedded Processor |
| 中文描述： | 嵌入式處理器的PowerPC 440SP |
| 文件頁數(shù)： | 3/85頁 |
| 文件大?。?/td> | 615K |
| 代理商： | 440SP |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
PowerPC 440SP Embedded Processor
Revision 1.23 - Sept 26, 2006
AMCC Proprietary
11
Data Sheet
PCI Power Management Version 1.1
PCI arbitration function with PCI-X Mode 2 support (optional)
PCI register set addressable both from on-chip processor and PCI device sides
Ability to boot from PCI-X bus memory
Error tracking/status
Supports initiation of transfer to the following address spaces:
– Single beat I/O reads and writes
– Single beat and burst memory reads and writes
– Single beat configuration reads and writes (Type 0 and Type 1)
– Single beat special cycles
PCI-X initialization sequence support (frequency & mode determination)
Support for unexpected split completions
Outbound transaction split discard timers
Vital Product Data (VPD) support
PCI-to-PCI opaque bridge
DDR1/DDR2 SDRAM Memory Controller
The DDR2 SDRAM memory controller supports industry standard 184-pin DIMMs, SO-DIMMs, and other discrete
devices. Global memory timings, address and bank sizes, and memory addressing modes are programmable. The
DDR2 SDRAM controller interfaces to the PLB through a Memory Queue (MQ) function that includes six high-
speed 1KB FIFO buffers.
Features include:
Registered and non-registered industry standard DIMMs
DDR1 266-333-400
DDR2 400-533-667
64-and 32-bit memory interfaces with optional 8-bit ECC (SEC/DED)
5.32GB/s peak bandwidth for the 64-bit interface
2.66GB/s peak bandwidth for the 32-bit interface
Two chip (bank) select signals supporting two external banks
CAS latencies of 2, 3, 4, 5, 6, and 7 supported
Page mode accesses (up to 32 open pages) with configurable paging policy
Look-ahead request queue with programmable depth of four commands.
Optional optimized command scheduling (activate/precharge non-conflicting banks while accessing the current
bank)
Up to 4GB in two external banks
Programmable address mapping and timing
Hardware and software initiated self-refresh
Sync DRAM configuration by means of mode register and extended mode register set commands
Power management (self-refresh, suspend, sleep)
Low Latency & High Bandwidth PLB ports
Selectable PLB read response (immediate or deferred)
Programmable Low Latency & High Bandwidth arbitration schemes
High Bandwidth port has four 1KB read buffers and two1KB write buffers
Low Latency port has four 128B read buffers and two 128B write buffers
External Peripheral Bus Controller (EBC)
Features include:
Support 2MB Boot ROM
Up to three ROM, EPROM, SRAM, Flash memory, and slave peripherals supported
Burst and non-burst devices
8-bit data bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 4414-308 | 8 POS SOIC ADAPTER |
| 4414-308LF | 8 POS SOIC ADAPTER |
| 4414-314 | 14 POS SOIC ADAPTER |
| 4414-314LF | 14 POS SOIC ADAPTER |
| 4414-316 | 16 POS SOIC ADAPTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 440SPE | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 440SPe Embedded Processor |
| 440SRIB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMOKE ALARM 12-28VDC B/BK |
| 440SS001M08 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M09 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
| 440SS001M10 | 制造商:GLENAIR 制造商全稱:Glenair, Inc. 功能描述:EMI/RFI Crimp Ring Adapter Direct Coupling - Standard Profile |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。