- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄33779 > 440GX (Applied Micro Circuits Corp.) Power PC 440GX Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | 440GX |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Power PC 440GX Embedded Processor |
| 中文描述： | 超出了Power PC嵌入式處理器 |
| 文件頁數(shù)： | 3/93頁 |
| 文件大小： | 794K |
| 代理商： | 440GX |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
440GX – Power PC 440GX Embedded Processor
AMCC
11
Revision 1.15 – August 30, 2007
Data Sheet
OPB
- Dynamic bus sizing 32-, 16-, and 8-bit data path
- 36-bit address
- 83.33MHz, maximum 333MB/s
DCR
- 32-bit data path
- 10 bit address
On-Chip SRAM
Features include:
Four banks of 64KB each for a total of 256KB
Configurable as either Code (L2) cache or software-controlled on-chip memory, or SRAM
Memory cycles supported:
- Single beat read and write, 1 to 16 bytes
- 32- and 64-byte burst transfers
- Guarded memory accesses
Sustainable 2.6GB/s peak bandwidth at 166MHz
Use as an L2 cache improves processor performance and reduces the PLB load
- Cache coherency maintained by a hardware snoop mechanism or software
- Data Array and Tag Array parity
- Unified data and instruction cache
- 4-way set associative
- 36-bit addressing
- Full LRU replacement algorithm
- Write through, look aside
Use as Ethernet packet store allows Ethernet packets to be held for processing by the TAH unit
PCI-X Interface
The PCI-X interface allows connection of PCI and PCI-X devices to the PowerPC processor and local memory.
This interface is designed to Version 1.0a of the PCI-X Specification and supports 32- and 64-bit PCI-X buses. PCI
32/64-bit conventional mode, compatible with PCI Version 2.3, is also supported.
Reference Specifications:
PowerPC CoreConnect Bus (PLB) Specification Version 3.1
PCI Specification Version 2.3
PCI Bus Power Management Interface Specification Version 1.1
Features include:
PCI-X 1.0a
- Split transactions
- Frequency to 133MHz
- 32- and 64-bit bus
PCI 2.3 backward compatibility
- Frequency to 66MHz
- 32- and 64-bit bus
Can be the PCI Host Bus Bridge or an Adapter Device's PCI interface
Internal PCI arbitration function, supporting up to six external devices, that can be disabled for use with an
external arbiter
Support for Message Signaled Interrupts
相關PDF資料 |
PDF描述 |
|---|---|
| 440SPE | PowerPC 440SPe Embedded Processor |
| 440SP | PowerPC 440SP Embedded Processor |
| 4414-308 | 8 POS SOIC ADAPTER |
| 4414-308LF | 8 POS SOIC ADAPTER |
| 4414-314 | 14 POS SOIC ADAPTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 440HA002M1507-N | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 440HA002N2312-C | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 440HA002NF0902-N | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 440HA002NF0903-N | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
| 440HA002NF1102-N | 功能描述:環(huán)形MIL規(guī)格后蓋 RoHS:否 制造商:Amphenol PCD MIL 類型:MIL-DTL-38999 III, IV 系列:AS85049 產(chǎn)品類型:Environmental EMI/RFI Backshells 外殼類型:Straight 外殼大小:18 外殼材質(zhì):Aluminum Alloy |
發(fā)布緊急采購，3分鐘左右您將得到回復。