
15
μ
PD30100
(b) DMADD16 (Doubleword Multiply and Add 16-bit Integer)
Multiplies the contents of general-purpose register rs by the contents of general-purpose register rt. Both
the operands are treated as 16-bit signed integers. The bits 62 through 15 of both the operands must be
sign-extended values.
The result of the multiplication is added to the value of the special register HI. The result of the addition
is treated as a signed integer. The 64-bit result is loaded to the special register LO.
An integer overflow exception does not occur.
This operation is defined in the 64-bit mode and 32-bit kernel mode. If this instruction is executed in the
32-bit user or supervisor mode, a reserved instruction exception occurs.
(4) Additional instructions for power modes
The V
R
4100 supports three power modes to reduce the power dissipation, and has dedicated instructions to set
these modes.
Note that these dedicated instructions are not correctly executed by the other processors in the V
R
series.
Here are the details of the operations for the power modes:
(a) STANDBY (Standby)
Changes the mode of the processor from Fullspeed to Standby.
When execution of the instruction proceeds to the WB stage, the processor waits for the SysAD bus to enter
the idle status, then fixes the internal clock to the high level and stops pipeline operation.
In the Standby mode, the PLL, clock related to the timer/interrupt, and system interface clocks (TClock and
MasterOut) operate normally.
To change the mode from Standby to Fullspeed, either generate a hardware interrupt, timer interrupt or NMI,
or execute a software reset or cold reset.
(b) SUSPEND (Suspend)
Changes the mode of the processor from Fullspeed to Suspend.
When execution of the instruction proceeds to the WB stage, the processor waits for the SysAD bus to enter
the idle status, then fixes the internal clock and TClock to the high level and stops the operation of the pipeline
and the external bus interface.
In the Suspend mode, the PLL, clock related to the timer/interrupt, and MasterOut operate normally.
To change the mode from Suspend to Fullspeed, either generate a hardware interrupt, timer interrupt or NMI,
or execute a software reset or cold reset.
(c) HIBERNATE (Hibernate)
Changes the mode of the processor from Fullspeed to Hibernate.
When execution of the instruction proceeds to the WB stage, the processor waits for the SysAD bus to enter
the idle status, then fixes the all the clocks to the high level and stops pipeline operation.
To change the mode from Hibernate to Fullspeed, execute a cold reset.