
XRT86L30
SINGLE T1/E1/J1 FRAMER/LIU COMBO
REV. P1.0.1
PRELIMINARY
67
T
ABLE
46: T
RANSMIT
I
NTERFACE
C
ONTROL
R
EGISTER
- T1 M
ODE
R
EGISTER
32 - T1 M
ODE
T
RANSMIT
I
NTERFACE
C
ONTROL
R
EGISTER
(TICR) H
EX
A
DDRESS
:0
X
0120
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7
TxSyncFrD
R/W
0
Transmit Synchronous Fractional Data Interface
0 = Fractional data is clocked into the chip using TxChCLK
1 = Fractional data is clocked in to the chip using TxSerClk (ungapped). TxChn[4:0] still
indicates the time slot number if TxFr1544 is not 1, TxIMODE[1:0] = 00, and
TxMUXEN = 0. TxChClk is used as fractional data enable.
6
Reserved
-
-
Reserved
5
TxPLClkEnb
R/W
0
Transmit Payload Clock Enable
1 = TxSerClk will output Tx clock with OH bit period blocked in 1.544MHz clock output
mode.
TxSync Is Low
0
TxSync is Low
In H.100 and HMVIP Mode
0 = TxSync is active “Low”
1 = TxSync is active “High”
4
TxFr1544
R/W
0
If TxMUXEN = 0 and TxIMODE[1:0] = 00
0 = TxChn[4:0] will output the channel number as usual.
1 = TxChn[0]/TxSig will input signaling information and TxChn[1]/TxFrTD will input
fractional channel data in 1.544 Mbit mode.
N
OTE
:
This bit has no effect while either TxMUXEN = 1 or TxIMODE[1:0] = 00,
TxChn[4:0] signals input TxSig and fractional data.
3
TxICLKINV
R/W
0
Clock Inversion
0 = Data transition occurs on rising edge of the transmit clock.
1 = Data transition occurs on falling edge of the transmit clock.
2
TxMUXEN
R/W
0
Mux Enable
0 = No channel multiplexing.
1 = Four channels are multiplexed in single serial stream.
1
TxIMODE[1]
R/W
0
Tx Intf Mode selection
This mode selection determines the interface speed.
When TxMUXEN = 0
00 = Transmit interface is taking data at a rate of 1.544Mbit/s.
01 = Transmit interface is taking data at a rate of 2.048Mbit/s.
10 = Transmit interface is taking data at a rate of 4.096Mbit/s.
11 = Transmit interface is taking data at a rate of 8.192Mbit/s.
When TxMUXEN = 1,
00 = Transmit interface is taking data at a rate of 12.352Mbit/s from channel 0 and bit-
demultiplexing into 4 channels from to the LIU outputs on channels 0 through 3.
The TxSYNC pulse remains “High” during the framing bit of each DS-1 frame.
01 = Transmit interface is taking data at a rate of 16.384Mbit/s from channel 0 and bit-
demultiplexing into 4 channels from to the LIU outputs on channels 0 through 3.
The TxSYNC pulse remains “High” during the framing bit of each DS-1 frame.
10 = Transmit interface is taking data at a rate of 16.384Mbit/s from channel 0 and byte-
demultiplexing into 4 channels from to the LIU outputs on channels 0 through 3
(HMVIP Mode). The TxSYNC pulse remains “High” during the last two bits of the
previous DS-1 frame and the first two bits of the current DS-1 frame.
11 = Transmit interface is taking data at a rate of 16.384Mbit/s from channel 0 and byte-
demultiplexing into 4 channels from to the LIU outputs on channels 0 through 3
(H.100 Mode). The TxSYNC pulse remains “High” during the last bit of the previous
DS-1 frame and the first bit of the current DS-1 frame.
N
OTE
:
Channel 4 is de-multiplexed into the LIU outputs at channel 4 through 7.
0
TxIMODE[0]
R/W
0