
XRT86L30
SINGLE T1/E1/J1 FRAMER/LIU COMBO
REV. P1.0.1
PRELIMINARY
131
D2
INSBPV_n
Insert Bipolar Violation:
When this bit transitions from “0” to
“1”, a bipolar violation is inserted in the transmitted data
stream of the selected channel number n. Bipolar violation can
be inserted either in the QRSS pattern, or input data when
operating in single-rail mode. The state of this bit is sampled
on the rising edge of the respective TCLK_n.
N
OTE
:
To ensure the insertion of a bipolar violation, a “0”
should be written in this bit location before writing a
“1”.
R/W
0
D1
INSBER_n
Insert Bit Error:
With TDQRSS enabled, when this bit transi-
tions from “0” to “1”, a bit error will be inserted in the transmit-
ted QRSS pattern of the selected channel number n. The state
of this bit is sampled on the rising edge of the respective
TCLK_n.
N
OTE
:
To ensure the insertion of bit error, a “0” should be
written in this bit location before writing a “1”.
R/W
0
D0
Reserved
This Bit Is Not Used
R/W
0
T
ABLE
147: M
ICROPROCESSOR
R
EGISTER
#560 B
IT
D
ESCRIPTION
R
EGISTER
A
DDRESS
0
X
0F04
H
C
HANNEL
_0
F
UNCTION
R
EGISTER
T
YPE
R
ESET
V
ALUE
B
IT
#
N
AME
D7
Reserved
This Bit Is Not Used
RO
0
D6
DMOIE_n
DMO Interrupt Enable:
Writing a “1” to this bit enables DMO
interrupt generation, writing a “0” masks it.
R/W
0
D5
FLSIE_n
FIFO Limit Status Interrupt Enable:
Writing a “1” to this bit
enables interrupt generation when the FIFO limit is within to 3
bits, writing a “0” to masks it.
R/W
0
D4
LCVIE_n
Line Code Violation Interrupt Enable:
Writing a “1” to this bit
enables Line Code Violation interrupt generation, writing a “0”
masks it.
R/W
0
D3
NLCDIE_n
Network Loop-Code Detection Interrupt Enable:
Writing a
“1” to this bit enables Network Loop-code detection interrupt
generation, writing a “0” masks it.
R/W
0
D2
AISDIE_n
AIS Interrupt Enable:
Writing a “1” to this bit enables Alarm
Indication Signal detection interrupt generation, writing a “0”
masks it.
R/W
0
D1
RLOSIE_n
Receive Loss of Signal Interrupt Enable:
Writing a “1” to this
bit enables Loss of Receive Signal interrupt generation, writing
a “0” masks it.
R/W
0
D0
QRPDIE_n
QRSS Pattern Detection Interrupt Enable:
Writing a “1” to
this bit enables QRSS pattern detection interrupt generation,
writing a “0” masks it.
R/W
0
T
ABLE
146: M
ICROPROCESSOR
R
EGISTER
#559 B
IT
D
ESCRIPTION