
XRT86L30
SINGLE T1/E1/J1 FRAMER/LIU COMBO
PRELIMINARY
REV. P1.0.1
58
T
ABLE
32: D
ATA
L
INK
C
ONTROL
R
EGISTER
R
EGISTER
19 D
ATA
L
INK
C
ONTROL
R
EGISTER
1 (DLCR1) H
EX
A
DDRESS
: 0
X
0113
B
IT
F
UNCTION
T
YPE
D
EFAULT
D
ESCRIPTION
-O
PERATION
7
SLC-96
R/W
0
SLC
96 Enable, 6 bit for ESF
If SLC
96 framing is selected, setting this bit high will enable SLC
96 data
link transmission; Otherwise, the regular SF framing bits are transmitted.
In ESF framing mode, setting this bit high will cause facility data link to trans-
mit/receive SLC
96-like message.
6
MOSA
R/W
0
MOS Abort Enable/Disable Select
This Read/Write bit-field is used to configure the transmit HDLC1 controller
to automatically transmit an abort sequence anytime it transitions from the
MOS mode to the BOS mode.
0 = Transmit HDLC1 Controller inserts an MOS abort sequence if the MOS
message is interrupted
1 = Prevents Transmit HDLC1 Controller from inserting an MOS abort
sequence.
5
Rx_FCS_DIS
R/W
0
Receive FCS Verification Disable
Enables/Disables Receive HDLC1 Controller’s computation and verification
of the FCS value in the incoming LAPD message frame
0 = Verifies FCS value of each MOS frame.
1 = Does not verify FCS value of each MOS frame.
4
AutoRx
R/W
0
Auto Receive LAPD Message
Configures the Rx HDLC1 Controller to discard any incoming LAPD Mes-
sage frame that exactly match which is currently stored in the Rx HDLC1
buffer.
0 = Disabled
1 = Enables this feature.
3
Tx_ABORT
R/W
0
Transmit ABORT
Configures the Tx HDLC1 Controller to transmit an ABORT sequence (string
of 7 or more consecutive 1’s) to the Remote terminal.
0 = Tx HDLC1 Controller operates normally
1 = Tx HDLC1 Controller inserts an ABORT sequence into the data link
channel.
2
Tx_IDLE
R/W
0
Transmit Idle (Flag Sequence Byte)
Configures the Tx HDLC1 controller to transmit a string of Flag Sequence
octets (0X7E) in the data link channel to the Remote terminal.
0 = Tx HDLC1 Controller resumes transmitting data to the Remote terminal
1 = Tx HDLC1 Controller transmits a string of Flag Sequence bytes.
N
OTE
:
This bit-field is ignored if the Tx HDLC1 controller is operating in the
BOS Mode - bit-field 0(MOS/BOS) within this register is set to 0.
1
Tx_FCS_EN
R/W
0
Transmit LAPD Message with FCS
Configure HDLC1 Controller to include/not include FCS octets in the out-
bound LAPD message frames.
0 = Does not include FCS octets into the outbound LAPD message frame.
1 = Inserts FCS octets into the outbound LAPD message frame.
N
OTE
:
This bit-field is ignored if the transmit HDLC1 controller has been
configured to operate in the BOS mode.
0
MOS/BOS
R/W
0
Message Oriented Signaling/Bit Oriented Signaling Select
Specifies whether the TxRx HDLC1 Controller will be transmitting and
receiving LAPD message frames (MOS) or Bit Oriented Signal (BOS) mes-
sages.
0 = Tx/Rx HDLC1 Controller transmits and receives BOS messages.
1 = Tx/Rx HDLC1 Controller transmits and receives MOS messages.