參數(shù)資料
型號： XC3S1400AN-4FGG484I
廠商： Xilinx Inc
文件頁數(shù)： 81/123頁
文件大?。?/td> 0K
描述： IC FPGA SPARTAN-3AN 484FPGA
標準包裝： 60
系列： Spartan®-3AN
LAB/CLB數(shù)： 2816
邏輯元件/單元數(shù)： 25344
RAM 位總計： 589824
輸入/輸出數(shù)： 372
門數(shù)： 1400000
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 484-BBGA
供應商設備封裝： 484-FBGA
Spartan-3AN FPGA Family: DC and Switching Characteristics
DS557 (v4.1) April 1, 2011
Product Specification
60
Configuration and JTAG Timing
General Configuration Power-On/Reconfigure Timing
X-Ref Target - Figure 13
Figure 13: Waveforms for Power-On and the Beginning of Configuration
Table 50: Power-On Timing and the Beginning of Configuration
Symbol
Description
Device
All Speed Grades
Units
Min
Max
TPOR(2)
The time from the application of VCCINT, VCCAUX, and VCCO
Bank 2 supply voltage ramps (whichever occurs last) to the
rising transition of the INIT_B pin
All
–18
ms
TPROG
The width of the low-going pulse on the PROG_B pin
All
0.5
–s
TPL(2)
The time from the rising edge of the PROG_B pin to the
rising transition on the INIT_B pin
XC3S50AN
–0.5
ms
XC3S200AN
–0.5
ms
XC3S400AN
–1
ms
XC3S700AN
–2
ms
XC3S1400AN
–2
ms
TINIT
Minimum Low pulse width on INIT_B output
All
250
–ns
TICCK(3)
The time from the rising edge of the INIT_B pin to the
generation of the configuration clock signal at the CCLK
output pin
All
0.5
4
s
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 10. This means power must be applied to all VCCINT, VCCO,
and VCCAUX lines.
2.
Power-on reset and the clearing of configuration memory occurs during this period.
3.
This specification applies only to the Master Serial, SPI, and BPI modes.
4.
For details on configuration, see UG332 Spartan-3 Generation Configuration User Guide.
VCCINT
(Supply)
VCCAUX
VCCO Bank 2
PROG_B
(Output)
(Open-Drain)
(Input)
INIT_B
CCLK
DS557-3_01_052908
1.2V
T
ICCK
T
PROG
T
PL
T
POR
1.0V
2.0V
3.3V
2.5V
or
Notes:
1.
When configuring from the In-System Flash, VCCAUX must be in the recommended operating range; on power-up make
sure VCCAUX reaches at least 3.0V before INIT_B goes High to indicate the start of configuration. VCCINT, VCCAUX, and
VCCO supplies to the FPGA can be applied in any order if this requirement is met.
2.
The Low-going pulse on PROG_B is optional after power-on but necessary for reconfiguration without a power cycle.
3.
The rising edge of INIT_B samples the voltage levels applied to the mode pins (M0 - M2).
相關PDF資料
PDF描述
7-745129-4 CONN FERRULE CRIMP DB 3,5
5748271-1 CONN SCREW LOCKS FMALE KIT 4-40
7-745129-9 CONN FERRULE CRIMP DB9,15,50
1-750877-9 CONN TERM COVER 100POS .050
ABB100DHLD CONN EDGECARD 200PS .050 DIP SLD
相關代理商/技術參數(shù)
參數(shù)描述
XC3S1400AN-4FGG676C 功能描述:IC SPARTAN-3AN FPGA 1400K 676FBG RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3AN 標準包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計:221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應商設備封裝:388-FPBGA（23x23） 其它名稱:220-1241
XC3S1400AN-4FGG676CES 制造商:Xilinx 功能描述:
XC3S1400AN-4FGG676I 功能描述:IC FPGA SPARTAN-AN 1400K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3AN 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA（27x27）
XC3S1400AN-5FG484C 制造商:Xilinx 功能描述:SPARTAN3AN - Trays 制造商:Xilinx 功能描述:IC FPGA 372 I/O 484FBGA
XC3S1400AN-5FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN-3AN FAMILY 1.4M GATES 25344 CELLS 770MHZ 90NM T - Trays 制造商:Xilinx 功能描述:IC FPGA 502 I/O 676FBGA 制造商:Xilinx 功能描述:IC SPARTAN-3AN FPGA 1400K 676BGA
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*