- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202135 > W29GL064CT9A (WINBOND ELECTRONICS CORP) 64M X 1 FLASH 3V PROM, 100 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號： | W29GL064CT9A |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 64M X 1 FLASH 3V PROM, 100 ns, PBGA48 |
| 封裝： | GREEN, VFBGA-48 |
| 文件頁數(shù)： | 6/64頁 |
| 文件大?。?/td> | 563K |
| 代理商： | W29GL064CT9A |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
W29GL064C
8
7.2.7
Byte/Word Selection
To choose between the Byte or Word mode, the #BYTE input pin is used to select how the data is
input/output on the Data IO pins and the organization of the array data. If the #BYTE pin is driven
High, Word mode will be selected and all 16 Data IO pins will be active. If the #BYTE is pulled Low,
Byte mode will be active and only Data IO DQ[7:0] will be active. The remaining Data IO pins
(DQ[14:8]) will be in a high impedance state and DQ15 becomes the A-1 address input pin.
7.2.8
Automatic Programming of the Memory Array
To program the memory array in Byte or Word mode, refer to the Instruction Definition Tables for
correct cycle defined instructions that include the 2 unlocking instruction cycles, the A0h program cycle
instruction and subsequent cycles containing the specified address location and the byte or word
desired data content, followed by the start of the embedded algorithm to automatically program the
array.
Once the program instruction sequence has been executed, the internal state machine commences
execution of the algorithms and timing necessary for programming and cell verification. Included in this
operation is generating suitable program pulses, checking cell threshold voltage (VT) margins, and if
any cells do not pass verification or have acceptable margins, repetitive program pulse sequence will
be cycled again. The internal process mechanisms will protect cells that do pass margin and
verification tests from being over-programmed by prohibiting further program pulses to passing cells
as failing cells continue to be run through the internal programming sequence until the pass.
This feature allows the user to only perform the auto-programming sequence once and the device
state machine takes care of the program and verification process.
Array bits during programming can only change a bit status of “1” (erase state) to a “0” (programmed
state). It is not possible to do the reverse with a programming operation. This can only be done by first
performing an erase operation. Keep in mind, the internal write verification only checks and detects
errors in cases where a “1” is not successfully programmed to “0”.
During the embedded programming algorithm process any commands written to the device will be
ignored, except hardware reset or a program suspend instruction. Hardware reset will terminate the
program operation after a period of time, not to exceed 10s. If in the case a Program Suspend was
executed, the device will enter the program suspend read mode. When the embedded program
algorithm is completed or the program is terminated by a hardware reset, the device will return to
Read mode.
The user can check for completion by reading the following bits in the status register, once the
embedded program operation has started:
Status
DQ7
DQ6
DQ5
DQ1
RY/#BY
1
In progress
DQ7#
Toggling
0
Exceeded time
limit
DQ7#
Toggling
1
N/A
0
Table 7-3
Polling During Embedded Program Operation
Note:
1.
RY/#BY is an open drain output pin and should be connected to VCC through a high value pull-up resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W948D6FBHX6G | 8M X 16 DDR DRAM, 5 ns, PBGA60 |
| WF128K32-120HC5 | 512K X 8 FLASH 5V PROM MODULE, 120 ns, CHIP66 |
| WF128K32-90HM5 | 512K X 8 FLASH 5V PROM MODULE, 90 ns, CHIP66 |
| WS128K32-35CJM | 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQCC68 |
| WS512K32F-100G2Q | 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, QMA68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W29GL128C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:128M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE |
| W29GL128CH9B | 功能描述:IC FLASH 128MBIT 90NS 64LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1 系列:- 格式 - 存儲器:閃存 存儲器類型:閃存 - NAND 存儲容量:4G（256M x 16） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6 |
| W29GL128CH9B TR | 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 64LFBGA |
| W29GL128CH9T | 功能描述:IC FLASH 128MBIT 90NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:2,500 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（單線） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR) |
| W29GL128CH9T TR | 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 56TSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。