參數(shù)資料
型號: W29GL064CT9A
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 64M X 1 FLASH 3V PROM, 100 ns, PBGA48
封裝: GREEN, VFBGA-48
文件頁數(shù): 13/64頁
文件大?。?/td> 563K
代理商: W29GL064CT9A
W29GL064C
14
7.2.20 Enhanced Variable IO (
EVIO) Control
The Enhanced Variable IO (EVIO) control allows the host system to set the voltage levels that the
device generates and tolerates on all inputs and outputs (address, control, and DQ signals). EVIO
range is 1.65 to VCC.
For example, a EVIO of 1.65-3.6 volts allows for I/O at the 1.8 or 3 volt levels, driving and receiving
signals to and from other 1.8 or 3 V devices on the same data bus.
7.2.21 Hardware Data Protection Options
Hardware Data Protection is the second of the two main sector protections offered by the W29GL064.
7.2.21.1
#WP/ACC Option
By setting the #WP/ACC pin to VIL, the highest or lowest sector (device specific) is protected from all
erase/program operations. If #WP/ACC is set High, the highest and Lowest sector revert back to the
previous protected/unprotected state.
Note: The max input load current can increase, if #WP/ACC pin is at VIH when the device is put into
standby mode.
7.2.21.2
VCC Write Protect
This device will not accept any write instructions when VCC is less that VWPT (VCC Write Protect
Threshold)). This prevents data from inadvertently being altered during power-up, power-down, a
temporary power loss or to the low level of VCC. If VCC is lower that VWPT, the device automatically
resets itself and will ignore write cycles until VCC is greater than VWPT. Once VCC rises above VWPT,
insure that the proper signals are on the control pins to avoid unexpected program or erase operations.
7.2.21.3
Write Pulse “Glitch” Protection
Pulses less than 5ns are viewed as glitches for control signals #CE, #WE, and #OE and will not be
considered for valid write cycles.
7.2.21.4
Power-up Write Inhibit
The device ignores the first instruction on the rising edge of #WE, if upon powering up the device,
#WE and #CE are set at VIL and #OE is set at VIH.
7.2.21.5
Logical Inhibit
A write cycle is ignored when either #CE is at VIH, #WE is at VIH, or #OE is at VIL. A valid write cycle
requires both #CE and #WE are at VIL with #OE at VIH.
7.2.22 Inherent Data Protection
The device built-in mechanism will reset to Read mode during power up to avoid accidental erasure or
programming.
7.2.22.1
Instruction Completion
Invalid instruction sets will result in the memory returning to read mode. Only upon a successful
completion of a valid instruction set will the device begin its erase or program operation..
7.2.22.2
Power-up Sequence
The device is placed in Read mode, during power-up sequence.
7.2.23 Power Supply Decoupling
To reduce noise effects, a 0.1F capacitor is recommended to be connected between VCC and GND.
相關PDF資料
PDF描述
W948D6FBHX6G 8M X 16 DDR DRAM, 5 ns, PBGA60
WF128K32-120HC5 512K X 8 FLASH 5V PROM MODULE, 120 ns, CHIP66
WF128K32-90HM5 512K X 8 FLASH 5V PROM MODULE, 90 ns, CHIP66
WS128K32-35CJM 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQCC68
WS512K32F-100G2Q 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, QMA68
相關代理商/技術(shù)參數(shù)
參數(shù)描述
W29GL128C 制造商:WINBOND 制造商全稱:Winbond 功能描述:128M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE
W29GL128CH9B 功能描述:IC FLASH 128MBIT 90NS 64LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1 系列:- 格式 - 存儲器:閃存 存儲器類型:閃存 - NAND 存儲容量:4G(256M x 16) 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6
W29GL128CH9B TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 64LFBGA
W29GL128CH9T 功能描述:IC FLASH 128MBIT 90NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:2,500 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-MSOP 包裝:帶卷 (TR)
W29GL128CH9T TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 56TSOP