參數(shù)資料
型號(hào)： W29GL064CT9A
廠商： WINBOND ELECTRONICS CORP
元件分類： PROM
英文描述： 64M X 1 FLASH 3V PROM, 100 ns, PBGA48
封裝： GREEN, VFBGA-48
文件頁(yè)數(shù)： 4/64頁(yè)
文件大?。?/td> 563K
代理商： W29GL064CT9A
W29GL064C
6
7.2
Instruction Definitions
The device operation can be initiated by writing specific address and data commands or sequences
into the instruction register. The device will be reset to reading array data when writing incorrect
address and data values or writing them in the improper sequence.
The addresses will be latched on the falling edge of #WE or #CE, whichever happens later; while the
data will be latched on the rising edge of #WE or #CE, whichever happens first. Please refer to timing
waveforms.
7.2.1
Reading Array Data
The default state after power up or a reset operation is the Read mode.
To execute a read operation, the chip is enabled by setting #CE and #OE active and #WE high. At the
same time, the required address or status register location is provided on the address lines. The
system reads the addressed location contents on the Data IO pins after the tCE and tOE timing
requirements have been met. Output data will not be accessible on the Data IO pins if either the
device or it’s outputs are not enabled by #CE or #OE being High, and the outputs will remain in a tri-
state condition.
When the device completes an embedded memory operation (i.e., Program, automatic Chip Erase or
Sector Erase) successfully, it will return to the Read mode and from any address in the memory array
the data can be read. However, If the embedded operation fails to complete, by verifying the status
register bit DQ5 (exceeds time limit flag) going high during the operations, at this time system should
execute a Reset operation causing the device to return to Read mode.
Some operating states require a reset operation to return to Read mode such as:
Time-out condition during a program or erase failed condition, indicated by the status register
bit DQ5 going High during the operation. Failure during either of these states will prevent the
device from automatically returning to Read mode.
During device Auto Select mode or CFI mode, a reset operation is required to terminate their
operation.
In the above two situations, the device will not return to the Read mode unless a reset operation is
executed (either hardware reset or software reset instruction) or the system will not be able to read
array data.
The device will enter Erase-Suspended Read mode if the device receives an Erase Suspend
instruction while in the Sector Erase state. The erase operation will pause (after a time delay not
exceeding 20s) prior to entering Erase-Suspend Read mode. At this time data can be programmed
or read from any sector that is not being erased. Another way to verify device status is to read the
addresses inside the sectors being erased. This will only provide the contents of the status register.
Program operation during Erase-Suspend Read mode of valid sector(s) will automatically return to the
Erase-Suspend Read mode upon successful completion of the program operation.
An Erase Resume instruction must be executed to exit the Erase-Suspended Read mode, at which
time suspended erase operations will resume. Erase operation will resume where it left off and
continue until successful completion unless another Erase Suspend instruction is received.
7.2.2
Page Mode Read
The Page Mode Read has page sizes of 16 bytes or 8 words. The higher addresses A[22:3] accesses
the desired page. To access a particular word or byte in a page, it is selected by A[2:0] for word mode
and A[2:0,A-1] for byte mode. Page mode can be turned on by keeping “page-read address” constant
and changing the “intra-read page” addresses. The page access time is tAA or tCE, followed by tPA for
the page read time. When #CE toggles, access time is tAA or tCE.
相關(guān)PDF資料
PDF描述
W948D6FBHX6G 8M X 16 DDR DRAM, 5 ns, PBGA60
WF128K32-120HC5 512K X 8 FLASH 5V PROM MODULE, 120 ns, CHIP66
WF128K32-90HM5 512K X 8 FLASH 5V PROM MODULE, 90 ns, CHIP66
WS128K32-35CJM 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQCC68
WS512K32F-100G2Q 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, QMA68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W29GL128C 制造商:WINBOND 制造商全稱:Winbond 功能描述:128M-BIT 3.0-VOLT PARALLEL FLASH MEMORY WITH PAGE MODE
W29GL128CH9B 功能描述:IC FLASH 128MBIT 90NS 64LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:4G（256M x 16） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6
W29GL128CH9B TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 64LFBGA
W29GL128CH9T 功能描述:IC FLASH 128MBIT 90NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（單線） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
W29GL128CH9T TR 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 56TSOP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*