參數(shù)資料
型號(hào): VT8231
廠商: Electronic Theatre Controls, Inc.
元件分類: 晶體
英文描述: CRYSTAL 8.00MHZ 18PF SMD
中文描述: 南橋伏特,PC99柔順
文件頁(yè)數(shù): 38/132頁(yè)
文件大?。?/td> 1210K
代理商: VT8231
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
VT8231
Preliminary Revision 0.8
October 29, 1999
-32-
Register Overview
7HFKQRORJLHV,QF
:H &RQQHFW
PCI Function 0 Registers
PCI-to-ISA Bridge
Configuration Space PCI-to-ISA Bridge Header Registers
Offset PCI Configuration Space Header
1-0
Vendor ID
3-2
Device ID
5-4
Command
7-6
Status
8
Revision ID
9
Programming Interface
A
Sub Class Code
B
Base Class Code
C
-reserved- (cache line size)
D
-reserved- (latency timer)
E
Header Type
F
Built In Self Test (BIST)
10-27 -reserved- (base address registers)
28-2B -reserved- (unassigned)
2F-2C Subsystem ID Read
30-33 -reserved- (expan. ROM base addr)
34-3B -reserved- (unassigned)
3C
-reserved- (interrupt line)
3D
-reserved- (interrupt pin)
3E
-reserved- (min gnt)
3F
-reserved- (max lat)
Default
1106
8231
0087
0200
nn
00
01
06
00
00
80
00
00
00
00
00
00
00
00
00
00
Acc
RO
RO
RW
WC
RO
RO
RO
RO
RO
RO
RO
Configuration Space PCI-to-ISA Bridge-Specific Registers
Offset ISA Bus Control
40
ISA Bus Control
41
ISA Test Mode
42
ISA Clock Control
43
ROM Decode Control
44
Keyboard Controller Control
45
Type F DMA Control
46
Miscellaneous Control 1
47
Miscellaneous Control 2
48
Miscellaneous Control 3
49
-reserved-
4A
IDE Interrupt Routing
4B
-reserved-
4C
DMA / Master Mem Access Control 1
4D
DMA / Master Mem Access Control 2
4F-4E DMA / Master Mem Access Control 3
Default
00
00
00
00
00
00
00
00
01
00
04
00
00
00
0300
Acc
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Offset Plug and Play Control
50
PnP DMA Request Control
51
PnP Routing for LPT / FDC IRQ
52
PnP Routing for COM2 / COM1 IRQ
53
-reserved-
54
PCI IRQ Edge / Level Select
55
PnP Routing for PCI INTA
56
PnP Routing for PCI INTB-C
57
PnP Routing for PCI INTD
58
-reserved-
59
-reserved-
5A
KBC / RTC Control
5B
Internal RTC Test Mode
5C
DMA Control
5D-5E -reserved-
5F
-reserved- (do not program)
Bit 7-4 power-up default depends on external strapping
Default
2D
00
00
00
00
00
00
00
00
04
x4
00
00
00
04
Acc
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Offset Distributed DMA
61-60 Channel 0 Base Address / Enable
63-62 Channel 1 Base Address / Enable
65-64 Channel 2 Base Address / Enable
67-66 Channel 3 Base Address / Enable
69-68 Serial IRQ Control
6B-6A Channel 5 Base Address / Enable
6D-6C Channel 6 Base Address / Enable
6F-6E Channel 7 Base Address / Enable
Default
0000
0000
0000
0000
0000
0000
0000
0000
Acc
RW
RW
RW
RW
RW
RW
RW
RW
Offset Miscellaneous
70
Subsystem ID Write
71-73 -reserved-
74
GPIO Control 1
75
GPIO Control 2
76
GPIO Control 3
77
GPIO Control 4
79-78 PCS0# I/O Port Address
7B-7A PCS1# I/O Port Address
7D-7C PCI DMA Channel Enable
7F-7E 32-Bit DMA Control
80
Programmable Chip Select Mask
81
ISA Positive Decoding Control 1
82
ISA Positive Decoding Control 2
83
ISA Positive Decoding Control 3
84
ISA Positive Decoding Control 4
85
Extended Function Enable
86-87 PnP IRQ/DRQ Test (do not program)
88
PLL Test
89
PLL Control
8A
PCS2/3 I/O Port Address Mask
8B
PCS Control
8D-8C PCS2# I/O Port Address
8F-8E PCS3# I/O Port Address
90-FF -reserved-
Default
00
00
00
00
00
00
0000 0000 RW
0000 0000 RW
0000
0000
00
00
00
00
00
00
00
00
00
00
00
0000
0000
00
Acc
WO
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
相關(guān)PDF資料
PDF描述
VT82885(24DIP) Real-Time Clock
VT82885(28PLCC) Real-Time Clock
VT82887 Real-Time Clock
VT82885 Real Time Clock
VT82C42 VT82C42 Keyboard Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VT82885 制造商:未知廠家 制造商全稱:未知廠家 功能描述:electrical characteristics, bus timing and pin descriptions follows.
VT82885(24DIP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock
VT82885(28PLCC) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real-Time Clock
VT82887 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Real Time Clock
VT82A192 制造商:未知廠家 制造商全稱:未知廠家 功能描述: