- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202171 > V54C316162VAT10 (MOSEL-VITELIC) 1M X 16 SYNCHRONOUS DRAM, 8 ns, PDSO50 PDF資料下載
參數(shù)資料
| 型號： | V54C316162VAT10 |
| 廠商： | MOSEL-VITELIC |
| 元件分類： | DRAM |
| 英文描述： | 1M X 16 SYNCHRONOUS DRAM, 8 ns, PDSO50 |
| 封裝： | 0.400 INCH, PLASTIC, TSOP2-50 |
| 文件頁數(shù)： | 45/61頁 |
| 文件大小： | 916K |
| 代理商： | V54C316162VAT10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
5
V54C316162VA Rev. 1.0 January 1998
MOSEL VITELIC
V54C316162VA
Operation Definition
All of SDRAM operations are defined by states of
control signals CS, RAS, CAS, WE, and DQM at the
positive edge of the clock. The following list shows
the most important operation commands.
Mode Register
For application flexibility, a CAS latency, a burst
length, and a burst sequence can be programmed in
the SDRAM mode register. The mode set operation
must be done before any activate command after
the initial power up. Any content of the mode register
can be altered by re-executing the mode set com-
mand. Both banks must be in precharged state and
CKE must be high at least one clock before the
mode set operation. After the mode register is set, a
Standby or NOP command is required. Low signals
of RAS, CAS, and WE at the positive edge of the
clock activate the mode set operation. Address input
data at this timing defines parameters to be set as
shown in the following table.
Operation
CS
RAS
CAS
WE
(L/U)DQM
Standby, Ignore RAS, CAS, WE and Address
H
X
Row Address Strobe and Activating a Bank
L
H
X
Column Address Strobe and Read Command
L
H
L
H
X
Column Address Strobe and Write Command
L
H
L
X
Precharge Command
L
H
L
X
Burst Stop Command
L
H
L
X
Self Refresh Entry
L
H
X
Mode Register Set Command
L
X
Write Enable/Output Enable
X
L
Write Inhibit/Output Disable
X
H
No Operation (NOP)
L
H
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V54C3256164VAT6 | 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| V54C3256404VDS8IPC | 64M X 4 SYNCHRONOUS DRAM, 6 ns, PBGA60 |
| V54C3256404VDUG7 | 64M X 4 SYNCHRONOUS DRAM, 5.4 ns, PBGA54 |
| V54C3256404VDLJ6 | 64M X 4 SYNCHRONOUS DRAM, 5.4 ns, PBGA60 |
| V54C3256404VDUI6 | 64M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C316162VC | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-5 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-55 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-6 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162VC-7 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 2K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。