參數(shù)資料
型號: UPD72042
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設備BusTM(IEBusTM)協(xié)議控制
文件頁數(shù): 83/92頁
文件大?。?/td> 373K
代理商: UPD72042
μ
PD72042
83
Data Sheet S14870EJ1V0DS00
AC CHARACTERISTICS
(T
A
= –40 to +85
°
C, V
DD
= 5 V
±
10%)
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Unit
System clock
5.91
6.00
6.09
MHz
SCK cycle time
t
KCY
0.8
μ
s
SCK high-level width
t
KH
0.4
μ
s
SCK low-level width
t
KL
0.4
μ
s
SI (SIO)
Note 1
setup time
t
SIK
Referred to SCK
100
ns
SI (SIO)
Note 1
hold time
t
KSI
Referred to SCK
400
ns
SO (SIO)
Note 2
output delay
t
KSO
Referred to SCK
300
ns
CS, C/D setup time
t
SA
Referred to SCK
50
ns
CS, C/D hold time
t
HA
Referred to SCK
400
ns
IRQ output high-level width
8
11
μ
s
RESET low-level width
6
μ
s
SERIAL TRANSFER TIMING
Notes 1.
For 3-wire serial I/O: SI
For 2-wire serial I/O: SIO
2.
For 3-wire serial I/O: SO
For 2-wire serial I/O: SIO
t
SA
t
HA
t
KCY
t
KL
t
KH
t
KSI
t
SIK
t
KSO
CS, C/D
SCK
SI (SIO)
Note 1
SO (SIO)
Note 2
Input data
Output data
相關(guān)PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應商設備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC