參數(shù)資料
型號(hào)： UPD72042
廠商： NEC Corp.
英文描述： LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述： LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制
文件頁數(shù)： 42/92頁
文件大?。?/td> 373K
代理商： UPD72042
μ
PD72042
42
Data Sheet S14870EJ1V0DS00
RDR1
RDR2
Address
: 0010B (2H) (RDR1)
0011B (3H) (RDR2)
: Read
Read/write
When reset : 00H
Reception data register
The RDR1 and RDR2 registers are used to hold the number of bytes of reception data stored in RBF for each frame
received during master, slave, or broadcast reception.
[RDR1]
RDR1 indicates the number of bytes of data set in RBF by a communication frame during master reception. One
of the following values is set in RDR1:
When master communication is requested (COMC = 1000 or 1001)
When master reception is started (MARC = 0100)
Each time one byte of data is received
: RDR1 = 0
: RDR1 = 3
: RDR1 is incremented by 1.
[RDR2]
RDR2 indicates the number of bytes of data set in RBF by a communication frame in slave reception or broadcast
reception. One of the following values is set in RDR2:
When slave reception is started (SLRC = 0100)
When broadcast reception is started (SLRC = 1000)
Each time one byte of data is received
: RDR2 = 3
: RDR2 = 3
: RDR2 is incremented by 1.
Example of RDR2 setting
Note
N: Number of bytes of data received with the previous communication frame
b7
Number of bytes of master reception data
b0
RDR1
b7
b0
Number of bytes of slave or broadcast reception data
RDR2
F
0
0
10
1
0
01
1
0
02
1
0
N
Note
+ 3
3
4
5
Control bits P
A
Data-
length bits P
A
Data
P
A
Data
P
A
RDR2
Communication
frame
相關(guān)PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*