- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD72042 (NEC Corp.) LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD72042 |
| 廠商： | NEC Corp. |
| 英文描述： | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| 中文描述： | LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制 |
| 文件頁(yè)數(shù)： | 71/92頁(yè) |
| 文件大?。?/td> | 373K |
| 代理商： | UPD72042 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
μ
PD72042
71
Data Sheet S14870EJ1V0DS00
Fig. 6-3 Flow of Interrupt Routine
Notes 1.
The return code in MARC is enabled when any of conditions, 1 , 2 , or 3 , below, is satisfied:
1 MARC has been changed
Note 3
.
2 MTRQF = 1 and MARQ = 0
3 MRRQF = 1 and MARQ = 0
2.
The return code in SLRC is enabled when any of conditions, 1 , 2 , or 3 , below, is satisfied:
1 SLRC has been changed
Note 3
.
2 STRQF = 1 and STRQ = 0
3 SLREF = 1 and SLRE = 0
3.
When MARC is 0001 or 0101, the same value may be generated consecutively, such that MARC is set
to 1111 to enable the detection of a change in MARC the next time it is generated. When SLRC is 0001,
0101, or 1001, it is again set to 1111 for the same reason.
Start
Disable interrupts from
μ
PD72042
Read FLG
RAW
1
0
; Program crash
Read RCR
; See
Note 1
.
Is return
code in MARC
enabled
MARC
011
×
00
××
010
×
; Classify MARC.
RERQ
W
←
1
SIZE
W
←
RDR1
RECF
W
←
MARC
Is return
code in SLRC
enabled
N
RERQ
W
←
1
SIZE
W
←
RDR2
RECF
W
←
SLRC
SLRC
Y
010
×
,
100
×
011
×
, 101
×
00
××
TRCF
←
SLRC
TRRQ
←
1
Enable interrupts from
μ
PD72042
End
RETI
; Initialize RERQ.
; Initialize SIZE.
; Classify SLRC.
; See
Note 2
.
; Initialize RERQ.
; Initialize SIZE.
RAWF
←
1
TRCF
←
MARC
TRRQ
←
1
Increment PW
RERQ
W
←
0
SIZE
W
←
0
RERQ
W
←
1
SIZE
W
←
RDR1
RECF
W
←
MARC
RERQ
W
←
1
SIZE
W
←
RDR2
RECF
W
←
SLRC
REEN
←
1
Increment PW
RERQ
W
←
0
SIZE
W
←
0
N
Y
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72042GT | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| uPD72107GC-3B9 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| UPD72107 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107CW | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107L | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD72042BGT-A | 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape |
| UPD72042GT(A) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720902AF5-667-JF2-E3-A | 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱:296-19316 |
| UPD72255YF1-GA5-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7225G | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。