參數(shù)資料
型號(hào): UPD72042
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁(yè)數(shù): 76/92頁(yè)
文件大小: 373K
代理商: UPD72042
μ
PD72042
76
Data Sheet S14870EJ1V0DS00
(3) Master reception processing routine
Fig. 6-8 shows the flow of the master reception processing routine.
Fig. 6-8 Flow of Master Reception Processing Routine
Start
SAR1
Slave address (four low-order bits)
SAR2
Slave address (eight high-order bits)
MCR
Broadcast bits, number of arbitrations,
and control bits (The MSB is 0.)
Read FLG
CEX
1
0
CMR
00001000
Read FLG
CEX
End
MRRQF
1
;
; Set master communication request command.
; Waiting for termination of previous command
;
1
0
Set data only when changing
SAR1, SAR2, or MCR.
Waiting for termination of processing of
master communication request command
相關(guān)PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤(pán) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱(chēng):296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC