參數(shù)資料
型號(hào): UPD72042
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁(yè)數(shù): 44/92頁(yè)
文件大?。?/td> 373K
代理商: UPD72042
μ
PD72042
44
Data Sheet S14870EJ1V0DS00
DAR1
DAR2
Address
: 0110B (6H) (DAR1) High-order 4 bits
0111B (7H) (DAR2)
: Read
When reset : Undefined
Read/write
Broadcast address register
The DAR1 and DAR2 registers are used to hold a broadcast address (master address) involved when a broadcast
reception error occurs.
DAR1 and DAR2 are updated each time a broadcast reception error occurs (SLRC of the RCR register is set to
1100). So, ensure that when a broadcast reception error occurs, the contents of DAR1 and DAR2 are read by the
microcomputer within the time indicated below.
Maximum allowable DAR1 and DAR2 read time:
Approx. 5420
μ
s (mode 0)
Approx. 1490
μ
s (mode 1)
Cautions 1. If the microcomputer cannot read the data in DAR1 and DAR2 within the times indicated above,
DAR1 and DAR2 may be updated by the occurrence of another broadcast reception error, and
the subsequently updated broadcast address may be read.
2. A broadcast address is stored in DAR1 and DAR2 when DERC (broadcast reception selection)
of the CMR register is set to 1.
b7
Broadcast address (low-order 4 bits)
b4
b3
b0
DAR1
b7
b0
Broadcast address (high-order 8 bits)
DAR2
t
IRQ
相關(guān)PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC