參數(shù)資料
型號: UPD72042
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁數(shù): 11/92頁
文件大?。?/td> 373K
代理商: UPD72042
μ
PD72042
11
Data Sheet S14870EJ1V0DS00
2.2.3 Communication Address
With the IEBus, each device is assigned a unique 12-bit communication address. The communication address
consists of the following parts:
High-order 4 bits
Low-order 8 bits
: Group number (number identifying the group to which a device belongs)
: Unit number (number identifying a device in a group)
2.2.4 Broadcast
In ordinary communication, transmission and reception are performed between one master unit and one associated
slave unit. Broadcast can also be done between one master unit and more than one slave unit. In this case master
unit transmits data to an arbitrary number of slave units. In this case, the slave units do not return on acknowledge
signal to the master unit.
Whether the communication to be performed is broadcast or ordinary communication is determined by the setting
of the broadcast bit. (For details of the broadcast bit, see
(1) 2
in
Section 2.3
.)
There are two types of broadcast.
(1) Group broadcast
Broadcast is performed to the devices in a particular group. These devices all have the same group number,
as indicated by the high-order 4 bits of each communication address.
(2) General broadcast
Broadcast is performed to all devices, regardless of their group numbers.
These two types of broadcast are distinguished by the slave address. (For details of the slave address, see
(3)
in
Section 2.3
.)
2.3 TRANSMISSION PROTOCOL
Fig. 2-1 shows the IEBus transmission signal format.
Communication data is transmitted as a sequence of signals called a communication frame. The transmission
speed and the maximum amount of data that can be transmitted in one communication frame depend on the
communication mode.
相關(guān)PDF資料
PDF描述
UPD72042GT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
uPD72107GC-3B9 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
UPD72107 LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107CW LAP-B CONTROLLER(Link Access Procedure Balanced mode)
uPD72107L LAP-B CONTROLLER(Link Access Procedure Balanced mode)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC