- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD72042 (NEC Corp.) LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL PDF資料下載
參數(shù)資料
| 型號： | UPD72042 |
| 廠商： | NEC Corp. |
| 英文描述： | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| 中文描述： | LSI器件間設備BusTM（IEBusTM）協(xié)議控制 |
| 文件頁數(shù)： | 15/92頁 |
| 文件大小： | 373K |
| 代理商： | UPD72042 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
μ
PD72042
15
Data Sheet S14870EJ1V0DS00
2
Master reception
The data-length bits and parity bit are output by the slave unit. When the master unit detects even parity,
the master unit outputs the acknowledge signal.
If the master unit detects odd parity, the master unit does not output an acknowledge signal, regarding the
received data-length bits as being incorrect. Then, the master unit enters the standby state again. At this
time, the slave unit also enters the standby state again, and communication terminates.
(6) Data field
The data field is used for data transmission and reception to and from a slave unit.
The master unit uses the data field to transmit data to the slave unit, or to receive data from the slave unit.
The data field consists of data bits, a parity bit, and an acknowledge bit.
The eight data bits are output, starting with the MSB.
After the data bits have been output, the parity bit and acknowledge bit are output from the master unit and slave
unit, respectively.
Broadcast is performed only when the master unit transmits data. At this time, any acknowledge signal is ignored.
The operations related to master transmission and master reception are explained below.
1
Master transmission
When the master unit performs a write to a slave unit, the master unit transmits the data bits and a parity
bit to the slave unit. The slave unit receives the data bits and parity bit, then outputs an acknowledge signal
if even parity is detected and the reception buffer is empty. If odd parity is detected, or if the reception buffer
is not empty, the slave unit rejects the corresponding data, and does not output an acknowledge signal.
If no acknowledge signal is received from the slave unit, the master unit transmits the same data
again. The master unit repeats this operation until it receives an acknowledge signal from the slave unit,
or until the data exceeds the maximum number of transmission bytes.
When even parity is detected, and an acknowledge signal is received from the slave unit, the master unit
transmits the subsequent data, if any, and provided the maximum number of transmission bytes is not
reached.
For broadcast, an acknowledge signal is not output by any slave unit. The master unit transfers data one
byte at a time.
2
Master reception
When the master unit reads data from a slave unit, the master unit outputs a synchronization signal for each
bit as it is read.
The slave unit outputs data and a parity bit to the bus according to the synchronization signal output by the
master unit.
The master unit reads the data and parity bit output by the slave unit, and checks the parity.
If the master unit detects odd parity, or if the reception buffer is not empty, the master unit rejects the data,
and does not output an acknowledge signal. The master unit repeats the read operation for the same data
provided the maximum allowable number of transmission bytes per communication frame has not been
reached.
If the master unit confirms even parity, and the reception buffer is empty, the master unit accepts the data,
and returns an acknowledge signal to the slave unit. Then, the master unit reads the next data, provided
the maximum allowable number of transmission bytes per frame has not been reached.
相關PDF資料 |
PDF描述 |
|---|---|
| UPD72042GT | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| uPD72107GC-3B9 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| UPD72107 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107CW | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107L | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD72042BGT-A | 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape |
| UPD72042GT(A) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720902AF5-667-JF2-E3-A | 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應商設備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316 |
| UPD72255YF1-GA5-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7225G | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。