- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385015 > TRC101 (RF Monolithics, Inc.) highly integrated single chip PDF資料下載
參數(shù)資料
| 型號： | TRC101 |
| 廠商： | RF Monolithics, Inc. |
| 英文描述： | highly integrated single chip |
| 中文描述： | 高度集成的單芯片 |
| 文件頁數(shù)： | 23/33頁 |
| 文件大?。?/td> | 512K |
| 代理商： | TRC101 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
23
FIFO and RESET Mode Configuration Register
[POR=CA88h]
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bi
t
3
Bit
Bit
Bit
15
1
The Data FIFO Configuration Register configures:
FIFO fill interrupt condition
FIFO fill start condition
FIFO fill on synchronous pattern
RESET Mode
Bit [15..8] - Command Code
: These bits are the command code that is sent serially to the processor that
identifies the bits to be written to the Data FIFO Configuration Register.
Bit [7..4] – FIFO Fill Bit Count
: This sets the number of bits that are received before generating an
external interrupt to the host processor that the receive FIFO data is ready to be read out. It is possible to
set the maximum fill level to 15, but the designer must account for the processing time it will take to read
out the data before a register overrun occurs, at which data will be lost. It is recommended to set the fill
value to half of the desired number of bits to be read to ensure enough time for additional processing.
See Status Register for description of FIFO status bits that may be read and FIFO Read Register for
polling and interrupt-driven FIFO reads from the SPI bus.
Bit [3] – Not Used
. Write a “0”.
Bit [2] – FIFO Fill Start Condition
: This bit sets the condition at which the FIFO begins filling with data.
When set, the FIFO will continuously fill regardless of noise or good data. When clear, the FIFO will fill
when it recognizes the synchronous pattern as defined internally. The internal pattern is 2DD4h.
Note: This pattern is not configurable and is not accessible to a host processor.
Bit [1] – Synchronous Pattern FIFO Fill
: When set, the FIFO will begin filling with data when it detects
the synchronous pattern as defined in Bit [2]. The FIFO fill stops when this bit is cleared. To restart the
synchronous pattern recognition, simply clear the bit and set again.
Note:
Clearing this bit will issue a FIFO reset. See Figure 5 for FIFO write and reset
configuration.
14
1
13
0
12
0
11
1
10
0
9
1
8
0
7
6
5
4
2
1
0
FINT3
FINT2
FINT1
FINT0
0
FIFST
FILLEN
RSTEN
Figure 5. FIFO Write and Reset Configuration
Bit [0] – Disable RESET Mode
: When cleared, if the TRC101 encounters a 0.2V spike in the power
supply, the glitch could cause a system reset. When set, this mode is disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRC102 | 400-1000MHz RF Transceiver |
| TRF2052 | LOW-VOLTAGE 2-GHz SYNTHESIZER |
| TRF2052PW | LOW-VOLTAGE 2-GHz SYNTHESIZER |
| TRF2432_07 | Dual-Band IQ/IF TRANSCEIVER WITH DUAL VCO SYNTHESIZERS |
| TriCore | 32-bit microcontrollers(32位微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TRC10-103 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-104 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-105 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-106 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRC10-107 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。