
SPRS457E
– MARCH 2009 – REVISED JUNE 2011
6.13
USB 2.0
The USB2.0 peripheral supports the following features:
USB 2.0 peripheral at speeds high speed (HS: 480 Mb/s) and full speed (FS: 12 Mb/s)
USB 2.0 host at speeds HS, FS, and low speed (LS: 1.5 Mb/s)
All transfer modes (control, bulk, interrupt, and isochronous)
Four Transmit (TX) and four Receive (RX) endpoints in addition to endpoint 0
FIFO RAM
– 4K bytes shared by all endpoints.
– Programmable FIFO size
Includes a DMA sub-module that supports four TX and four RX channels of CPPI 3.0 DMAs
RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB
USB OTG extensions, i.e. session request protocol (SRP) and host negotiation protocol (HNP)
The USB2.0 peripheral does not support the following features:
On-chip charge pump
High bandwidth ISO mode is not supported (triple buffering)
RNDIS mode acceleration for USB sizes that are not multiples of 64 bytes
Endpoint max USB packet sizes that do not conform to the USB 2.0 spec (for FS/LS: 8, 16, 32, 64,
and 1023 are defined; for HS: 64, 128, 512, and 1024 are defined)
6.13.1 USB Peripheral Register Description(s)
Table 6-56 lists the USB registers, their corresponding acronyms, and the device memory locations
(offsets).
Table 6-56. Universal Serial Bus (USB) Registers
Offset
Acronym
Register Description
4h
CTRLR
Control Register
8h
STATR
Status Register
10h
RNDISR
RNDIS Register
14h
AUTOREQ
Autorequest Register
20h
INTSRCR
USB Interrupt Source Register
24h
INTSETR
USB Interrupt Source Set Register
28h
INTCLRR
USB Interrupt Source Clear Register
2Ch
INTMSKR
USB Interrupt Mask Register
30h
INTMSKSETR
USB Interrupt Mask Set Register
34h
INTMSKCLRR
USB Interrupt Mask Clear Register
38h
INTMASKEDR
USB Interrupt Source Masked Register
3Ch
EOIR
USB End of Interrupt Register
40h
INTVECTR
USB Interrupt Vector Register
80h
TCPPICR
Transmit CPPI Control Register
84h
TCPPITDR
Transmit CPPI Teardown Register
88h
TCPPIEOIR
Transmit CPPI DMA Controller End of Interrupt Register
8Ch
Reserved
-
90h
TCPPIMSKSR
Transmit CPPI Masked Status Register
94h
TCPPIRAWSR
Transmit CPPI Raw Status Register
98h
TCPPIIENSETR
Transmit CPPI Interrupt Enable Set Register
9Ch
TCPPIIENCLRR
Transmit CPPI Interrupt Enable Clear Register
C0h
RCPPICR
Receive CPPI Control Register
D0h
RCPPIMSKSR
Receive CPPI Masked Status Register
Copyright
2009–2011, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
149