
SPRS457E
– MARCH 2009 – REVISED JUNE 2011
Flash card devices:
– MMC/SD
– xD
– SmartMedia
2.3.10 Peripherals
The ARM has access to all of the peripherals on the device.
2.3.11 ARM Interrupt Controller (AINTC)
The device ARM Interrupt Controller (AINTC) has the following features:
Supports up to 64 interrupt channels (16 external channels)
Interrupt mask for each channel
Each interrupt channel can be mapped to a Fast Interrupt Request (FIQ) or to an Interrupt Request
(IRQ) type of interrupt.
Hardware prioritization of simultaneous interrupts
Configurable interrupt priority (2 levels of FIQ and 6 levels of IRQ)
Configurable interrupt entry table (FIQ and IRQ priority table entry) to reduce interrupt processing time
The ARM core supports two interrupt types: FIQ and IRQ. See the ARM926EJ-S Technical Reference
Manual for detailed information about the ARM
’s FIQ and IRQ interrupts. Each interrupt channel is
mappable to an FIQ or to an IRQ type of interrupt, and each channel can be enabled or disabled. The
INTC supports user-configurable interrupt-priority and interrupt entry addresses. Entry addresses minimize
the time spent jumping to interrupt service routines (ISRs). When an interrupt occurs, the corresponding
highest priority ISR
’s address is stored in the INTC’s ENTRY register. The IRQ or FIQ interrupt routine can
read the ENTRY register and jump to the corresponding ISR directly. Thus, the ARM does not require a
software dispatcher to determine the asserted interrupt.
2.4
System Control Module
The system control module is a system-level module containing status and top-level control logic required
by the device. The system control module consists of a miscellaneous set of status and control registers,
accessible by the ARM and supporting all of the following system features and operations:
Device identification
Device configuration
– Pin multiplexing control
– Device boot configuration status
ARM interrupt and EDMA event multiplexing control
Special peripheral status and control
– Timer64
– USB PHY control
– VPSS clock and video DAC control and status
– DDR VTP control
– Clockout circuitry
– GIO de-bounce control
Power management
– Deep sleep
Bandwidth Management
– Bus master DMA priority control
For more information on the System Control Module refer to
Section 3, Device Configurations and the
TMS320DM36x DMSoC ARM Subsystem Reference Guide (literature number
SPRUFG5).12
Device Overview
Copyright
2009–2011, Texas Instruments Incorporated