參數(shù)資料
型號: TMS418169P-70
廠商: Texas Instruments, Inc.
英文描述: 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
中文描述: 1048576字由16位擴充數(shù)據(jù)輸出高速DRAM等
文件頁數(shù): 42/67頁
文件大?。?/td> 1464K
代理商: TMS418169P-70
TMS55160, TMS55161, TMS55170, TMS55171
262144 BY 16-BIT MULTIPORT VIDEO RAMS
SMVS464
MARCH1996
42
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
PARAMETER MEASUREMENT INFORMATION
RAS
CASx
A0
A8
WE
DSF
TRG
DQ0
DQ15
tc(W)
tw(RL)
tw(RH)
td(RLCH)
tt
td(CLRH)
tw(CL)
td(RLCL)
td(CHRL)
td(CHRL)
th(RA)
tt
th(RLCA)
tsu(CA)
tsu(RA)
th(CLCA)
td(CARH)
tw(CH)
1
2
3
th(SFR)
tsu(SFR)
tsu(SFC)
th(SFC)
tsu(TRG)
tsu(WMR)
tsu(WCH)
tsu(WRH)
th(RLW)
th(CLW)
tsu(WCL)
th(RWM)
tsu(DQR)
tsu(DCL)
th(RLD)
tw(WL)
th(CLD)
Row
Column
td(RLCA)
th(RSF)
th(TRG)
td(CACH)
th(RDQ)
In early-write operations, DQ0
DQ15 are all latched on the first falling edge of CASx. Thus, tsu(DCL) and th(CLD) are referenced only to the first
falling edge of CASx.
Figure 33. Early-Write-Cycle Timing
Table 7. Early-Write-Cycle State Table
CYCLE
STATE
2
1
3
Write operation (nonmasked)
H
Don
t care
Valid data
Write operation with nonpersistent write-per-bit
L
Write mask
Valid data
Write operation with persistent write-per-bit
L
Don
t care
Valid data
相關PDF資料
PDF描述
TMS418169P-80 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
TMS4500A-15NL DRAM Controller
TMS4500A-20FN DRAM Controller
TMS4500A-20N DRAM Controller
TMS4500A-20NL DRAM Controller
相關代理商/技術參數(shù)
參數(shù)描述
TMS418169P-80 制造商:TI 制造商全稱:Texas Instruments 功能描述:1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
TMS4256 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS4256-10FM 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS4256-10FME 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES
TMS4256-10FML 制造商:TI 制造商全稱:Texas Instruments 功能描述:262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES