
www.ti.com
SCIn ISOSYNCHRONOUS MODE TIMINGS INTERNAL CLOCK
Timing Requirements for Internal Clock SCIn Isosynchronous Mode
(1)(2)(3)
(see
Figure 16
)
TMS470R1B768
16/32-Bit RISC Flash Microcontroller
SPNS108A–AUGUST 2005–REVISED AUGUST 2006
(BAUD + 1)
(BAUD + 1)
UNI
T
IS EVEN OR BAUD = 0
MIN
IS ODD AND BAUD
≠
0
MAX
MIN
MAX
Cycle time,
SCInCLK
Pulse duration,
SCInCLK low
Pulse duration,
SCInCLK high
Delay time,
SCInCLK high to
SCInTX valid
Valid time,
SCInTX data
after SCInCLK
low
Setup time,
SCInRX before
SCInCLK low
Valid time,
SCInRX data
after SCInCLK
low
t
c(SCC)
2t
c(ICLK)
2
24
t
c(ICLK)
3t
c(ICLK)
(2
24
-1) t
c(ICLK)
ns
t
w(SCCL)
0.5t
c(SCC)
– t
f
0.5t
c(SCC)
+ 5
0.5t
c(SCC)
+ 0.5t
c(ICLK)
– t
f
0.5t
c(SCC)
+ 0.5t
c(ICLK)
ns
t
w(SCCH)
0.5t
c(SCC)
– t
r
0.5t
c(SCC)
+ 5
0.5t
c(SCC)
– 0.5t
c(ICLK)
– t
r
0.5t
c(SCC)
– 0.5t
c(ICLK)
ns
t
d(SCCH-TXV)
10
10
ns
t
v(TX)
t
c(SCC)
– 10
t
c(SCC)
– 10
ns
t
su(RX-SCCL)
t
c(ICLK)
+ t
f
+ 20
t
c(ICLK)
+ t
f
+ 20
ns
t
v(SCCL-RX)
–t
c(ICLK)
+ t
f
+ 20
–t
c(ICLK)
+ t
f
+ 20
ns
(1)
(2)
(3)
BAUD = 24-bit concatenated value formed by the SCI[H,M,L]BAUD registers.
t
= interface clock cycle time = 1/f
For rise and fall timings, see the "Switching Characteristics for Output Timings versus Load Capacitance" table.
A.
Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the
asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception occurs on the
SCICLK falling edge.
Figure 16. SCIn Isosynchronous Mode Timing Diagram for Internal Clock
40
Submit Documentation Feedback