參數(shù)資料
型號： TLFD600
廠商： Texas Instruments, Inc.
英文描述： GT 4C 2#8 2#16 PIN RECP WALL
中文描述： 寬帶編解碼器帶有集成線路驅(qū)動器和接收
文件頁數(shù)： 6/36頁
文件大小： 502K
代理商： TLFD600
TLFD600
ADSL CODEC WITH INTEGRATED LINE DRIVER AND RECEIVER
SLAS280B
–
MAY 2000
–
REVISED NOVEMBER 2000
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
transmit channel(continued)
The line driver is also integrated in the TX channel. It helps optimize system components, board size, and cost.
The driver is powered by a 12-V, supply and has a fixed gain of 15.7 dB. This provides a maximum drive of 18.2
Vp-p differential output when the input is 3 Vp-p (maximum input range). Thus, a transformer with 1:2 ratio is
needed for ADSL modem application. The minimum load that the driver can drive is 33
, thus, making the part
coexist with up to 3 HPNA devices connected to the same line.
The line driver has separate input and output pins. This gives flexibility to add additional filters in the transmit
path. The line driver can be powered down by register programming.
The TXOUTP and TXOUTM pins must be ac-coupled to the DRIVERINP and DRIVERINM through 0.1-
μ
F
capacitors, as the common mode voltage on the pin pairs are different (1.5 Vdc on TXOUTP/M and 6 Vdc on
DRIVERINP/M). They must not be dc-coupled.
receive channel
The receiver channel consists of a coarse programmable gain amplifier (CPGA), analog high-pass and
low-pass filters, two programmable gain amplifiers, ADC, and a digital filter. In addition, it adds an equalizer to
obtain maximum system performance. The receive signal is processed in a fully differential way.
The ADC in the receiver channel is a 4.416-MHz, 14-bit converter. The interface transfer rate is either 1104 kHz
or 2208 kHz, depending on the mode at operation. 1104 kHz is used for G.lite mode, and 2208 kHz is used for
full rate mode. The mode can be selected either by pin 10 (MODESEL) or register programming. The related
cutoff frequency of analog and digital filters is also changed with the mode selection.
The high-pass analog filter is used to reject the near end echo and maximize the dynamic range of the ADC.
The high-pass filter edge is programmable and is controlled by bit D2 of FMR register. D2 = 0 selects a 180-kHz
(
±
3.5%) pole, while D2 = 1 selects a 168-kHz (
±
3.5%) pole.
After the high-pass filtering stage, the receiver channel has two PGAs. A 552-kHz/1104-kHz low-pass filter with
a 25-dB shape equalizer goes after them and antialiases the analog signal before it goes through the ADC. The
RX low pass filter is also designed to reject the out-of-band HPNA signal. Next is a fine gain adjustment PGA
of 0 to 9 dB, in 1-dB steps. All the RX PGAs and equalizer are controlled via the register programming.
External components are required to implement CPGA function. Suggested components and connection are
shown in the Figure 1.
R = 732
C = 680 pF
R = 732
C = 680 pF
RXINP
RXINM
Figure 1. External Components for RXINP and RXINM
The configuration of Figure 1 gives the following setting for CPGA:
–
9dB to 9dB in 6 dB/steps and 9 dB to 30
dB in 3 dB/steps. The CPGA gain range is controlled by external resistors (732
shown in Figure 1). The cut-off
frequency of the HPF is controlled by external resistors (R) and capacitors (C). To keep the cutoff frequency
of the first HPF unchanged, R
×
C need to be constant.
相關(guān)PDF資料
PDF描述
TLFGE1002A TOSHIBA LED LAMP
TLGE1002A TOSHIBA LED LAMP
TLOE1002A TOSHIBA LED LAMP
TLSE1002A TOSHIBA LED LAMP
TLYE1002A TOSHIBA LED LAMP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLFD600EVM 制造商:Texas Instruments 功能描述:- Bulk
TLFD600PAP 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLFG 功能描述:函數(shù)發(fā)生器與合成器 FUNCTION GEN KIT RoHS:否 制造商:Tektronix 頻率:20 MHz 設(shè)備類型:Function Generators
TLFGE1002A 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TOSHIBA LED LAMP
TLFGE1002A(TO2) 制造商:Toshiba America Electronic Components 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*