- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383949 > TL16C554AI (Texas Instruments, Inc.) ASYNCHRONOUS-COMMUNICATIONS ELEMENT PDF資料下載
參數(shù)資料
| 型號： | TL16C554AI |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | ASYNCHRONOUS-COMMUNICATIONS ELEMENT |
| 中文描述： | 異步通信元 |
| 文件頁數(shù)： | 27/40頁 |
| 文件大小： | 605K |
| 代理商： | TL16C554AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
TL16C554A, TL16C554AI
ASYNCHRONOUS-COMMUNICATIONS ELEMENT
SLLS509A
–
AUGUST 2001
–
REVISED JULY 2003
27
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
modem-control register (MCR) (continued)
Bit 6
–
Bit 7: MCR5, MCR6, and MCR7 are permanently cleared.
Data Terminal
Ready
Request
to Send
0 = DTR Output Inactive (high)
1 = DTR Output Active (low)
0 = RTS Output Inactive (high)
1 = RTS Output Active (low)
MODEM CONTROL REGISTER
MCR
7
MCR
6
MCR
5
MCR
4
MCR
3
MCR
2
Loop
0 = Loop Disabled
1 = Loop Enabled
0 = AFE Disabled
1 = AFE Enabled
Bits Are Set to Logic 0
MCR
1
MCR
0
Out1 (internal)
Out2 (internal)
No effect on external operation
0 = External Interrupt Disabled
1 = External Interrupt Enabled
AFE
Figure 19. Modem-Control Register Contents
modem-status register (MSR)
The MSR provides the CPU with status of the modem input lines for the modem or peripheral devices. The MSR
allows the CPU to read the serial channel modem signal inputs by accessing the data bus interface of the ACE.
It also reads the current status of four bits of the MSR that indicate whether the modem inputs have changed
since the last reading of the MSR. The delta status bits are set when a control input from the modem changes
states, and are cleared when the CPU reads the MSR.
The modem input lines are CTS, DSR, RI, and DCD. MSR4
–
MSR7 are status indicators of these lines. A status
bit = 1 indicates the input is low. When the status bit is cleared, the input is high. When the modem-status
interrupt in the IER is enabled (IIR3 is set), an interrupt is generated whenever any one of MSR0
–
MSR3 is set,
except as noted below in the delta CTS description. The MSR is a priority 4 interrupt. The contents of the MSR
are described in Table 8.
Bit 0: MSR0 is the delta clear-to-send (
CTS) bit.
CTS indicates that the CTS input to the serial channel
has changed state since it was last read by the CPU. No interrupt will be generated if auto-CTS mode is
enabled.
Bit 1: MSR1 is the delta data set ready (
DSR) bit.
DSR indicates that the DSR input to the serial channel
has changed states since the last time it was read by the CPU.
Bit 2: MSR2 is the trailing edge of ring indicator (TERI) bit. TERI indicates that the RI input to the serial
channel has changed states from low to high since the last time it was read by the CPU. High-to-low
transitions on RI do not activate TERI.
Bit 3: MSR3 is the delta data carrier detect (
DCD) bit.
DCD indicates that the DCD input to the serial
channel has changed states since the last time it was read by the CPU.
Bit 4: MSR4 is the clear-to-send (CTS) bit. CTS is the complement of the CTS input from the modem
indicating to the serial channel that the modem is ready to receive data from SOUT. When the serial channel
is in the loop mode (MCR4 = 1), MSR4 reflects the value of RTS in the MCR.
Bit 5: MSR5 is the data set ready DSR bit. DSR is the complement of the DSR input from the modem to
the serial channel that indicates that the modem is ready to provide received data from the serial channel
receiver circuitry. When the channel is in the loop mode (MCR4 is set), MSR5 reflects the value of DTR in
the MCR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TL16C554I | ASYNCHRONOUS COMMUNICATIONS ELEMENT |
| TL2575-15I | 1-A SIMPLE STEP-DOWN SWITCHING VOLTAGE REGULATORS |
| TL2575-33I | 1-A SIMPLE STEP-DOWN SWITCHING VOLTAGE REGULATORS |
| TL2575_0701 | 1-A SIMPLE STEP-DOWN SWITCHING VOLTAGE REGULATORS |
| TL3414AIPE4 | DUAL HIGH OUTPUT CURRENT OPERATIONAL AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TL16C554AIFN | 功能描述:UART 接口集成電路 Quad UART w/ 16-Byte FIFOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C554AIFNR | 功能描述:UART 接口集成電路 Quad UART w/ 16-Byte FIFOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C554AIPN | 功能描述:UART 接口集成電路 Quad UART with 16-Byte FIFOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C554AIPNG4 | 功能描述:UART 接口集成電路 Quad UART with 16-Byte FIFOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16C554AIPNR | 功能描述:UART 接口集成電路 Quad UART with 16-Byte FIFOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。