
Agere Systems Inc.
197
Data Sheet
May 2001
155/622/2488 Mbits/s Data Interface
TDAT042G5 SONET/SDH
Register Descriptions
(continued)
PT Registers
(continued)
Table 100. Registers 0x097F
—
0x0980, 0x098C
—
0x098D, 0x0999
—
0x099A, 0x09A6
—
0x09A7: PT Interrupt
Mask Control (R/W)
(continued)
Reset default of registers 0x097F, 0x098C, 0x0999, 0x09A6 = 0x8FFF.
Reset default of registers 0x0980, 0x098D, 0x099A, 0x09A7 = 0xFFFF.
Address
(Hex)
0980, 098D,
099A, 09A7
Bit #
Name
Function (All Mask Bits Are Active-High)
Reset
Default
1
15
TRDIPINTM[A
—
D]
Transmit RDI-P Mask.
Mask bit to inhibit the
associated delta bit from contributing to the
interrupt pin (INT).
Reserved.
These bits must be written to their
reset default value (1111).
Receive Z5 Data Monitor Mask.
Mask bit to
inhibit the associated delta bit from contributing
to the interrupt pin (INT).
Receive Z4 Data Monitor Mask.
Mask bit to
inhibit the associated delta bit from contributing
to the interrupt pin (INT).
Receive Z3 Data Monitor Mask.
Mask bit to
inhibit the associated delta bit from contributing
to the interrupt pin (INT).
Receive H4 Data Monitor Mask.
Mask bit to
inhibit the associated delta bit from contributing
to the interrupt pin (INT).
Receive F2 Data Monitor Mask.
Mask bit to
inhibit the associated delta bit from contributing
to the interrupt pin (INT).
Receive RDI-P Data Monitor Mask.
Mask bit
to inhibit the associated delta bit from
contributing to the interrupt pin (INT).
Receive C2 Value Mask.
Mask bit to inhibit the
associated delta bit from contributing to the
interrupt pin (INT).
Receive Unequipped C2 Values Mask.
Mask
bit to inhibit the associated delta bit from
contributing to the interrupt pin (INT).
Receive Path Payload Label Mismatch Mask.
Mask bit to inhibit the associated delta bit from
contributing to the interrupt pin (INT).
Receive Signal Degrade Mask.
Mask bit to
inhibit the associated delta bit from contributing
to the interrupt pin (INT).
Receive Signal Fail Mask.
Mask bit to inhibit
the associated delta bit from contributing to the
interrupt pin (INT).
14
—
11
—
1111
10
RZ5DMONM[A
—
D]
1
9
RZ4DMONM[A
—
D]
1
8
RZ3DMONM[A
—
D]
1
7
RH4DMONM[A
—
D]
1
6
RF2DMONM[A
—
D]
1
5
RRDIPDMONM[A
—
D]
1
4
RC2DMONM[A
—
D]
1
3
RUC2VM[A
—
D]
1
2
RPPLMM[A
—
D]
1
1
RSDM[A
—
D]
1
0
RSFM[A
—
D]
1