參數(shù)資料
型號(hào): ST52F514
廠商: 意法半導(dǎo)體
英文描述: 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
中文描述: 8位重癥監(jiān)護(hù)病房智能控制單元兩個(gè)定時(shí)器/的PWM,模數(shù)轉(zhuǎn)換器,I2C,SPI和脊髓損傷
文件頁數(shù): 93/106頁
文件大?。?/td> 1340K
代理商: ST52F514
ST52F510/F513/F514
93/106
1: Standard I
2
C Mode (recommended up to
100 kHz)
0: Fast I
2
C Mode (recommended up to 400
kHz)
Bit 6-0:
CC6-CC0
7-bit clock divider
These bits select the speed of the bus (F
SCL
)
depending on the I
2
C mode. They are not
cleared when the interface is disabled
(PE=0). The speed can be computed as
follows:
– Standard mode (FM/SM=1): F
SCL
<= 100kHz
F
SCL
= f
CPU
/(3x[CC6..CC0]+11)
– Fast mode (FM/SM=0): F
SCL
> 100kHz
F
SCL
= f
CPU
/(2x[CC6..CC0]+9)
Warning:
For safety reason, CC6-CC0 bits must
be configured with a value >= 3 for the Standard
mode and >=2 for the Fast mode.
I
2
C Own Address Register 1 (I2C_OAR1)
Configuration Register 18 (012h) Read/Write
Reset Value: 0000 0000 (00h)
7-bit Addressing Mode
bit 7-1:
ADD7-ADD1
Interface address.
These bits define the I
2
C bus address of the
interface. They are not cleared when the
interface is disabled (PE=0).
Bit 0:
ADD0
Address direction bit.
This bit is “don’t care”, the interface
acknowledges either 0 or 1. It is not cleared
when the interface is disabled (PE=0).
Note:
Address 01h is always ignored.
10-bit Addressing Mode
bit 7-0:
ADD7-ADD0
Interface address.
These are the least significant bits of the I
2
C
bus address of the interface. They are not
cleared when the interface is disabled
(PE=0).
I
2
C Own Address Register 2 (I2C_OAR2)
Configuration Register 19 (013h) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7-3: Not Used
bit 7-1:
ADD8-ADD8
Interface address.
These are the most significant bits of th I
2
C
bus address of the interface (10-bit mode
only). They are not cleared when the
interface is disabled (PE=0).
Bit 0: Reserved
14.5.2 I
2
C Interface Input Registers.
I
2
C Data Input Register (I2C_IN)
Input Register 6 (06h) Read only
Reset Value: 0000 0000 (00h)
bit 7-0:
I2CDI7-I2CDI0
Received data.
These bits contain the byte to be received from the
bus in Receiver mode: the first data byte is
received automatically in the I2C_IN register using
the least significant bit of the address.
Then, the next data bytes are received one by one
after reading the I2C_IN register.
I
2
C Status Register 1 (I2C_SR1)
Input Register 7 (07h) Read only
Reset Value: 0000 0000 (00h)
7
0
ADD7
ADD6
ADD5
ADD4
ADD3
ADD2
ADD1
ADD0
7
2
0
-
-
-
-
-
ADD9
ADD8
-
7
0
I2CDI7
I2CDI6
I2CDI5
I2CDI4
I2CDI3
I2CDI2
I2CDI1
I2CDI0
7
0
EVF
ADD10
TRA
BUSY
BTF
ADSL
M/SL
SB
相關(guān)PDF資料
PDF描述
ST52F514FmM6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510GmM6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510FmB6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510GmB6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F513YmM6 USB A/B MLE TO MLE GENDER CHANGER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST52F514F0B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F0M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F3B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller