參數(shù)資料
型號(hào): ST52F514
廠商: 意法半導(dǎo)體
英文描述: 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
中文描述: 8位重癥監(jiān)護(hù)病房智能控制單元兩個(gè)定時(shí)器/的PWM,模數(shù)轉(zhuǎn)換器,I2C,SPI和脊髓損傷
文件頁(yè)數(shù): 21/106頁(yè)
文件大小: 1340K
代理商: ST52F514
ST52F510/F513/F514
21/106
3 ADDRESSING SPACES
ST52F510/F513/F514
addressing spaces:
I
Register File
I
Program/Data Memory
I
Stacks
I
Input Registers
I
Output Registers
I
Configuration Registers
Each space is addressed by a load type instruction
that indicates the source and the destination space
in the mnemonic code (see Figure 3.1).
has
six
separate
3.1 Memory Interface
The read/write operation in the space addresses
are managed by the Memory Interface, which can
recognize the type of memory addressed and set
the appropriate access time and mode.
In addition, the Memory Interface manages the In
Application Programming (IAP) functions in Flash
devices like writing cycle and memory write
protection.
Figure 3.1 Addressing Spaces
3.2 Register File
The Register File consists of 256 general purpose
8-bit RAM locations called “registers” in order to
recall the functionality.
The Register File exchanges data with all the other
addressing spaces and is used by the ALU to
perform all the arithmetic and logic instructions.
These instructions have any Register File address
as operands.
Data can be moved from one location to another by
using the LDRR instruction; see further ahead for
information on the instruction used to move data
between the Register File and the other
addressing spaces.
3.3 Program/Data Memory
The Program/Data Memory consists of both non-
volatile memory (Flash, EEPROM) and RAM
memory benches.
Non-volatile memory (NVM) is mainly used to store
the user program and can also be used to store
permanent data (constant, look-up tables).
Each RAM bench consists of 256 locations used to
store run-time user data. At least one bench is
present in the devices. RAM benches are also
used to implement both System and User Stacks.
CU
DPU
ALU
PERIPHERAL
BLOCK
REGISTER FILE
INPUT REGISTERS
NON VOLATILE MEMORY
RAM BANKS
AND STACKS
PROGRAM/DATA MEMORY
STFive CORE
ON CHIP PERIPHERALS
OUTPUT
REGISTERS
CONFIGURATION
REGISTERS
PERIPHERAL
BLOCK
PERIPHERAL
BLOCK
LDER
LDRE
LDRI
LDCE
LDCR
DECISION
PROCESSOR
REGISTERS
LDFR
LDPE
LDPR
LDCNF
PROGRAM
COUNTER
PGSETR
GETPG
相關(guān)PDF資料
PDF描述
ST52F514FmM6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510GmM6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510FmB6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510GmB6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F513YmM6 USB A/B MLE TO MLE GENDER CHANGER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST52F514F0B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F0M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F3B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller