參數(shù)資料
型號(hào): ST52F514
廠商: 意法半導(dǎo)體
英文描述: 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
中文描述: 8位重癥監(jiān)護(hù)病房智能控制單元兩個(gè)定時(shí)器/的PWM,模數(shù)轉(zhuǎn)換器,I2C,SPI和脊髓損傷
文件頁數(shù): 48/106頁
文件大小: 1340K
代理商: ST52F514
ST52F510/F513/F514
48/106
6.5 Register Description
The following section describes the Register which
are used to configure the Clock, Reset and PLVD.
6.5.1 Configuration Register.
CPU Clock Prescaler (CPU_CLK)
Configuration Register 46 (02Eh) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7-6: Not Used
Bit 5-0:
CPUCK5-0
CPU Clock Prescaler bits
The CPU Clock frequency is divided by a
factor described in the following table
6.5.2 Option Bytes.
Clock Mode (OSC_CR)
Option Byte 0 (00h)
Reset Value: 0000 0000 (00h)
Bit 7-2: Not Used
Bit 1-0:
CKMOD1-0
Clock Mode
00: Internal Oscillator
01: External Clock or quartz
1x: External RC oscillator
External Clock Parameters (CLK_SET)
Option Byte 1 (01h)
Reset Value: 0000 0000 (00h)
Bit 7-3: Not Used
Bit 2-0:
CKPAR2-0
Oscillator Gains
These three bits enable/disable the loop
gains when a external clock or quartz are
used for generating the clock. The
following table decribes the possible
configuration options. Table 6.2 illustrates
the reccomended values for the most
common frequencies used, time to start the
oscillations and the settling time to have a
duty cycle of 40%-60% (at steady state it is
50%).
Warning:
If an External Clock is used instead of a
quartz or ceramic resonator, it is reccomended that
no gain be enabled (CKPAR2-0=000) in order lo
lower the current consumption.
7
0
-
-
CPUCK5 CPUCK4 CPUCK3 CPUCK2 CPUCK1 CPUCK0
CPUCK5-0
CPU Clock
000000
f
CPU
=f
OSC
000001
f
CPU
=f
OSC
/2
000010
f
CPU
=f
OSC
/4
000100
f
CPU
=f
OSC
/8
001000
f
CPU
=f
OSC
/16
010000
f
CPU
=f
OSC
/32
100000
f
CPU
=f
OSC
/64
others
f
CPU
=f
OSC
/64
7
0
-
-
-
-
-
-
CKMOD1CKMOD0
7
0
-
-
-
-
-
CKPAR2 CKPAR1 CKPAR0
CKPAR2-0
Enabled Gain Stages
000
No Gains (External Clock Mode)
001
1 gain stage enabled
010
not allowed
011
3 gain stage enabled
100
not allowed
101
6 gain stage enabled
110
not allowed
111
8 gain stage enabled
相關(guān)PDF資料
PDF描述
ST52F514FmM6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510GmM6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510FmB6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F510GmB6 8-BIT INTELLIGENT CONTROLLER UNIT ICU Two Timer/PWMs, ADC, I2C, SPI, SCI
ST52F513YmM6 USB A/B MLE TO MLE GENDER CHANGER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST52F514F0B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F0M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F1M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
ST52F514F3B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller