參數(shù)資料
型號: SDC2200DUT3D
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: 1500 MHz, MICROPROCESSOR, CPGA453
封裝: OPGA-453
文件頁數(shù): 52/102頁
文件大?。?/td> 3049K
代理商: SDC2200DUT3D
Chapter 8
Signal and Power-Up Requirements
41
31994A—1August 2004
AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet
clock must be valid at this time. The system clocks are
designed to be running after 3.3 V has been within
specification for three milliseconds.
4. PWROK assertion to deassertion of RESET#
The duration of RESET# assertion during cold boots is
intended to satisfy the time it takes for the PLL to lock with
a less than 1 ns phase error. The processor PLL begins to
run after PWROK is asserted and the internal clock grid is
switched from the ring oscillator to the PLL. The PLL lock
time may take from hundreds of nanoseconds to tens of
microseconds. It is recommended that the minimum time
between PWROK assertion to the deassertion of RESET# be
at least 1.0 milliseconds. Southbridges enforce a delay of
1.5 to 2.0 milliseconds between PWRGD (Southbridge
version of PWROK) assertion and NB_RESET# deassertion.
5. PWROK
must
be
monotonic
and
meet
the
timing
requirements as defined in Table 12, “General AC and DC
Characteristics,” on page 32. The processor should not
switch between the ring oscillator and the PLL after the
initial assertion of PWROK.
6. NB_RESET# must be asserted (causing CONNECT to also
assert) before RESET# is deasserted. In practice all
Southbridges enforce this requirement.
If NB_RESET# does not assert until after RESET# has
deasserted, the processor misinterprets the CONNECT
assertion (due to NB_RESET# being asserted) as the
beginning of the SIP transfer. There must be sufficient
overlap in the resets to ensure that CONNECT is sampled
asserted by the processor before RESET# is deasserted.
7. The FID[3:0] signals are valid within 100 ns after PWROK is
asserted. The chipset must not sample the FID[3:0] signals
until they become valid.
Refer to the AMD Athlon
Processor-Based Motherboard Design Guide, order# 24363, for
the
specific
implementation
and
additional
circuitry
required.
8. The FID[3:0] signals become valid within 100 ns after
RESET# is asserted. Refer to the AMD Athlon Processor-
Based Motherboard Design Guide, order# 24363, for the
specific implementation and additional circuitry required.
相關PDF資料
PDF描述
SDC2800DUT3D 2000 MHz, MICROPROCESSOR, CPGA453
SED1200F0B 16 X 50 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80
SED1210F0A 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80
SED122ADXA 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC165
SED1278FOD 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80
相關代理商/技術參數(shù)
參數(shù)描述
SDC225 制造商:Nordic Power i Stromstad 功能描述:Bulk
SDC-250 功能描述:機架和機柜配件 Comp-O-Gide 2.5 in Nylon Natural RoHS:否 制造商:Bivar 產品:Rack Accessories 面板空間: 顏色:Black
SDC-250 BK 功能描述:安裝硬件 Comp-O-Gide 2.5 in Nylon Black RoHS:否 制造商:Harwin 類型:SMT Cable Clip 材料:Phosphor Bronze 安裝孔大小: 長度:5 mm 外徑: 內徑: 厚度: 電鍍:Tin 螺紋大小:
SDC-250-CI 功能描述:安裝硬件 Comp-O-Gide 2.5 in Nylon Natural RoHS:否 制造商:Harwin 類型:SMT Cable Clip 材料:Phosphor Bronze 安裝孔大小: 長度:5 mm 外徑: 內徑: 厚度: 電鍍:Tin 螺紋大小:
SDC25AG 制造商:L-com Inc 功能描述:Hood;D-Sub;25Pos;StraightExit;SDCSeries;Metal;11.60mmCblDia;Kit;EMI/RFI 制造商:L-com Inc 功能描述:D SUB HOOD KIT SIZE DB ZINC ALLOY 制造商:L-com Inc 功能描述:D SUB HOOD KIT, SIZE DB, ZINC ALLOY 制造商:L-COM 功能描述:HOOD, DB25 METAL D-SUBMINIATURE 制造商:L-com Inc 功能描述:D SUB HOOD KIT, SIZE DB, ZINC ALLOY; Series:-; D Sub Shell Size:DB; Connector Body Material:Zinc Alloy; Cable Exit Angle:180; Accessory Type:Assembled D-Sub Hood Kit; Connector Shell Size:DB; For Use With:D-Subminiature Connectors ;RoHS Compliant: Yes