參數(shù)資料
型號(hào)： SDC2200DUT3D
廠商： ADVANCED MICRO DEVICES INC
元件分類(lèi)： 微控制器/微處理器
英文描述： 1500 MHz, MICROPROCESSOR, CPGA453
封裝： OPGA-453
文件頁(yè)數(shù)： 51/102頁(yè)
文件大?。?/td> 3049K
代理商： SDC2200DUT3D
40
Signal and Power-Up Requirements
Chapter 8
AMD Sempron Processor Model 10 with 256K L2 Cache Data Sheet
31994A—1August 2004
Power-Up Timing Requirements. The signal timing requirements are
as follows:
1. RESET# must be asserted before PWROK is asserted.
The AMD Sempron processor model 10 does not set the
correct clock multiplier if PWROK is asserted prior to a
RESET# assertion. It is recommended that RESET# be
asserted at least 10 nanoseconds prior to the assertion of
PWROK.
In practice, a Southbridge asserts RESET# milliseconds
before PWROK is asserted.
2. All
motherboard
voltage
planes
must
be
within
specification before PWROK is asserted.
PWROK is an output of the voltage regulation circuit on the
motherboard. PWROK indicates that VCC_CORE and all
other voltage planes in the system are within specification.
The motherboard is required to delay PWROK assertion for
a minimum of three milliseconds from the 3.3 V supply
being within specification. This delay ensures that the
system clock (SYSCLK/SYSCLK#) is operating within
specification when PWROK is asserted.
The processor core voltage, VCC_CORE, must be within
specification as dictated by the VID[4:0] pins driven by the
processor before PWROK is asserted. Before PWROK
assertion, the AMD Sempron processor is clocked by a ring
oscillator.
The processor PLL is powered by VCCA. The processor PLL
does not lock if VCCA is not high enough for the processor
logic to switch for some period before PWROK is asserted.
VCCA
must
be
within
specification
at
least
five
microseconds before PWROK is asserted.
In practice VCCA, VCC_CORE, and all other voltage planes
must be within specification for several milliseconds before
PWROK is asserted.
After PWROK is asserted, the processor PLL locks to its
operational frequency.
3. The system clock (SYSCLK/SYSCLK#) must be running
before PWROK is asserted.
When PWROK is asserted, the processor switches from
driving the internal processor clock grid from the ring
oscillator to driving from the PLL. The reference system
相關(guān)PDF資料
PDF描述
SDC2800DUT3D 2000 MHz, MICROPROCESSOR, CPGA453
SED1200F0B 16 X 50 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80
SED1210F0A 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80
SED122ADXA 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC165
SED1278FOD 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDC225 制造商:Nordic Power i Stromstad 功能描述:Bulk
SDC-250 功能描述:機(jī)架和機(jī)柜配件 Comp-O-Gide 2.5 in Nylon Natural RoHS:否 制造商:Bivar 產(chǎn)品:Rack Accessories 面板空間: 顏色:Black
SDC-250 BK 功能描述:安裝硬件 Comp-O-Gide 2.5 in Nylon Black RoHS:否 制造商:Harwin 類(lèi)型:SMT Cable Clip 材料:Phosphor Bronze 安裝孔大小: 長(zhǎng)度:5 mm 外徑: 內(nèi)徑: 厚度: 電鍍:Tin 螺紋大小:
SDC-250-CI 功能描述:安裝硬件 Comp-O-Gide 2.5 in Nylon Natural RoHS:否 制造商:Harwin 類(lèi)型:SMT Cable Clip 材料:Phosphor Bronze 安裝孔大小: 長(zhǎng)度:5 mm 外徑: 內(nèi)徑: 厚度: 電鍍:Tin 螺紋大小:
SDC25AG 制造商:L-com Inc 功能描述:Hood;D-Sub;25Pos;StraightExit;SDCSeries;Metal;11.60mmCblDia;Kit;EMI/RFI 制造商:L-com Inc 功能描述:D SUB HOOD KIT SIZE DB ZINC ALLOY 制造商:L-com Inc 功能描述:D SUB HOOD KIT, SIZE DB, ZINC ALLOY 制造商:L-COM 功能描述:HOOD, DB25 METAL D-SUBMINIATURE 制造商:L-com Inc 功能描述:D SUB HOOD KIT, SIZE DB, ZINC ALLOY; Series:-; D Sub Shell Size:DB; Connector Body Material:Zinc Alloy; Cable Exit Angle:180; Accessory Type:Assembled D-Sub Hood Kit; Connector Shell Size:DB; For Use With:D-Subminiature Connectors ;RoHS Compliant: Yes
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*