
www.fairchildsemi.com
24
SCAN
PSC1
10
F
9. After testing the interconnect on the individual boards,
the next step is to test the backplane interconnect. This
is a pair-wise test between Board #1 and each of the
other boards. Board #1 drives test patterns onto the
backplane wiring, and the currently addressed slave
board senses the written data via its backplane scan
interface. In this example, the interconnect between
Board #1 and Board #2 is tested first. To test this inter-
connect, the 1149.1-compliant backplane transceivers,
SCAN182245A, SCAN ABT Test Access Logic, on
each board must be accessed for scan operations (see
Figure 19). For more information on SCAN ABT live
insertion capabilities, refer to the SCAN182245A
datasheet.
First, the system master (Board #1) is addressed and
selected. The 1149.1-compliant SCAN ABT transceiv-
ers reside on the chain connected to LSP2 on Board
#1. The mode register is re-configured so that only port
LSP2 is in the chain, and the UNPARK instruction is
then used to access this chain. The appropriate
instruction register and data register scan sequencing
is then performed to apply a pattern to the backplane
using the SCAN ABT bus transceiver.
10. To test the backplane interconnect, LSP2 of Board #1
must be parked in the Run-Test/Idle TAP controller
state, so that the EXTEST command will stay active
when Board #1 is de-selected (the PARKRTI instruc-
tion is issued). The GOTOWAIT instruction is then
issued to return all boards to the Wait-For-Address
state. Each one of the slave boards is then addressed,
one at a time, to sample the backplane signals being
driven by Board #1. For example, Board #2 is
addressed. The mode register is reconfigured, (if
needed), to select the scan chain (LSP2) that includes
the SCAN ABT backplane transceivers for Board #2.
The UNPARK instruction is issued to unpark LSPn and
insert it into the active scan chain. The SAMPLE/PRE-
LOAD instruction is issued to the SCAN ABT back-
plane transceivers, (BYPASS to other components in
the scan chain). The backplane is sampled by
sequencing the TAP controller through the Capture-DR
state and the data is shifted out and checked by the
tester. The PARKRTI instruction is then given to park
LSPn of Board #2 in the Run-Test/Idle state, and the
GOTOWAIT
instruction
is
issued
to
return
all
SCANPSC110Fs to the Wait-For-Address state so that
the next board, (Board #3), can be sampled. This pro-
cedure is repeated for boards #3–#8, then Board #1 is
selected again, a new pattern is shifted out and driven
by the EXTEST command, and the slave boards are
again sampled.
11. Step 10 is repeated until the backplane interconnect
has been sufficiently tested.
12. When testing is complete, the controller sends out the
SOFTRESET instruction to all SCANPSC110Fs. This is
accomplished by first using the broadcast address,
“3B” Hex, to select all SCANPSC110Fs. The SOFTRE-
SET command is then loaded, causing TMSL(1–3) sig-
nals to go HIGH; this drives all local TAPs into the Test-
Logic-Reset state within five TCK cycles.
FIGURE 19. Testing the Backplane Interconnections