參數(shù)資料
型號(hào): SCANPSC100FSCX
廠(chǎng)商: FAIRCHILD SEMICONDUCTOR CORP
元件分類(lèi): 微控制器/微處理器
中文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PDSO28
封裝: 0.300 INCH, MS-013, SOIC-28
文件頁(yè)數(shù): 6/21頁(yè)
文件大?。?/td> 208K
代理商: SCANPSC100FSCX
www.fairchildsemi.com
14
SCAN
PSC100
F
Serial Scan Interface (SSI) (Continued)
FIGURE 13. TDI Shifter/Buffer Block Diagram
FIGURE 14. TDI SSC Block Diagram
SSC MODE. By setting MODE1(3), the TDI Shifter/Buffer
is reconfigured as a 16-bit SSC (Serial Signature Compac-
tor) using the primitive polynomial:
F(X)
= X16 + X12 + X3 + X + 1
Within a chain of 1149.1 compliant devices, there are typi-
cally one or more input pins which are driven by uncon-
trolled signals (i.e., signals which are not driven to known
logic levels during a boundary scan CAPTURE operation).
These signals are masked during the evaluation of data
returning from the scan chain. The SSC within the PSC100
does not provide masking capabilities and, therefore, pro-
vides limited usefulness for boundary scan test operations.
SSC mode may provide usefulness in other serial test or
non-test related implementations which contain predictable
data returning into the TDI shifter/buffer.
Figure 14 shows a block diagram of the Linear Feedback
Shift Register hookup.
The SSC is loaded by two PPI writes to the TDI address.
When the SSC enable bit is set, a pulse is issued internally
that initializes the local parallel load logic such that the
SSC is loaded sequentially, most significant byte first, least
significant byte last. When in SSC mode, writes can be
completed at any time; however, shift operations will be
disabled until the SSC is fully loaded. PPI reads from TDI
are ignored while in SSC mode.
Upon leaving SSC mode an internal pulse causes the TDI
shifter/buffer to be full. Also, local read select logic is initial-
ized such that the signature is read most-significant byte
first.
TEST LOOP-BACK MODES. This feature provides a
means for testing SCANPSC100 functionality by looping
data appearing at the output of an outgoing shifter/buffer
(i.e., TMS0, TMS1 or TDO) back to the input of the TDI
shifter/buffer. The loop back function is accomplished with
a simple multiplexer (see Figure 13) whose path selection
is determined by setting the mode bits in MODE1(1:0).
Loop back does not disable TCK or prevent shifting of data
in the shifter/buffers to the scan chain(s) connected to the
PSC100. Therefore, the state and operation of the TAP
相關(guān)PDF資料
PDF描述
SCANPSC110FSCX
SCBA15FF 5 A, SILICON, BRIDGE RECTIFIER DIODE
SCBC21WA4S0000G 21 CONTACT(S), FEMALE, D SUBMINIATURE CONNECTOR, CRIMP
SCBM5W1M/F 5-5 CONTACT(S), PANEL MOUNT, MALE-FEMALE, RECTANGULAR ADAPTER
SCBM5W5M/F 5-5 CONTACT(S), PANEL MOUNT, MALE-FEMALE, RECTANGULAR ADAPTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCANPSC110 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
SCANPSC110_ZFC3026B WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
SCANPSC110F 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
SCANPSC110FDMQB 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
SCANPSC110FDMQB WAF 制造商:Texas Instruments 功能描述: