
www.fairchildsemi.com
4
SCAN
PSC100
F
Mode and Status Registers
MODE REGISTER 0 (MODE0)
This register is purely a mode register. All bits are writable
and readable. The value 00100000 is placed in this register
upon RST low or a synchronous reset operation.
Bit 7:
This bit enables the TDO shifter/buffer for shift
operations. If this bit is set, the TDO shifter/
buffer will cause TCK to stop if it is empty.
Bit 6:
This bit enables the TDI shifter/buffer for shift
operations. If this bit is set, the TDI shifter/
buffer will cause TCK to stop if it is full.
Bit 5:
This bit enables the 32-bit counter. If this bit is
set, the counter will cause TCK to stop if has
not been loaded or if it has reached terminal
count.
Bit 4:
This bit enables the TMS0 shifter/buffer for
shift operations. If this bit is set, the TMS0
shifter/buffer will cause TCK to stop if it is
empty.
Bit 3:
This bit enables the TMS1 shifter/buffer for
shift operations. If this bit is set, the TMS1
shifter/buffer will cause TCK to stop if it is
empty.
Bit 2:
This bit is reserved and should remain as a
logic 0 during all 'PSC100 operations.
Bit 1:
If this bit is set, TMS will be forced high when
the 32-bit counter is at state (00000001)h.
Bit 0:
This bit causes TDI to be connected directly
back through TDO for Loop-Around opera-
tions.
MODE REGISTER 1 (MODE1)
This register is purely a mode register. All bits are writable
and readable. The value 00000000 is placed in this register
upon RST low or a synchronous reset operation.
Bit 7:
If this bit is set and the TDO shifter/buffer is
not full (i.e., one or both 8-bit TDO FIFOs are
empty), the INT pin will go HIGH.
Bit 6:
If this bit is set and the TDI shifter/buffer is not
empty (i.e., one or both 8-bit TDI FIFOs are
full), the INT pin will go HIGH.
Bit 5:
If this bit is set, and the 32-bit counter is not
loaded or has reached terminal count, the INT
pin will go HIGH.
Bit 4:
This bit signifies that the TD0 shifter/buffer is
reconfigured as a 32-Bit Pseudo Random Pat-
tern Generator. If set, and MODE0 Bit 7 is set,
the TDO shifter/buffer will stop TCK until a
seed value has been written to all four of the
8-bit LFSR segments.
Bit 3:
This bit signifies that the TD1 shifter/buffer is
reconfigured as a 16-Bit Serial Signature
Compactor. If set, and MODE0 Bit 6 is set, the
TDI shifter/buffer will cause TCK to stop until
a seed value has been written to the two TDI
registers.
Bit 2:
If this bit is set, a high value on FRZ will force
TCK high (see TCK Control Section).
Bits 1 and 0: These bits are used to control Test Loop-
Back operations according to the following
table.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TDO
TDI
CNT32
TMS0
TMS1
Auto TMS High
Loop-Around
Enable
Reserved
Enable
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TDO
TDI
CNT32
PRPG
SSC
Freeze
Test
Interrupt
Enable
Pin
Loop-
Enable
Back
MODE1
Function
Bit 1
Bit 0
0
Normal Operation
0
1
Loop-Back TDO to TDI
1
0
Loop-Back TMS0 to TDI
1
Loop Back TMS1 to TDI