
AMD Geode SC1200/SC1201 Processor Data Book
463
Appendix A: Data Book Revision History
Revision 7.1
Table A-2. Edits to Current Revision
Section
Revision
Section 1.0
“AMD Geode
SC1200/SC1201
Processor”
— Other Features: Modified Voltages sub-bullets for clarification purposes.
Section 2.0
“Architecture
Overview”
No changes.
Section 3.0
“Signal
Definitions”
— Rewrote SERR# description, was wrong.
— Changed footnote to say “A 15 K
pull-down resistor is required on all ports (even if unused).”
Section 4.0
“General
Configuration
Block”
— Added note: “Note: Not all speeds are supported. For information on supported speeds, see
Section 5.0
“SuperI/O
Module”
No changes.
Section 6.0
“Core Logic
Module”
— Added text in parenthesis to first bullet. Now reads as “Standard seven-channel DMA support
(Channels 5 through 7 are not supported).”
— DMA Channels subsection: Added last sentence to last paragraph “DMA Channels 5 through 7
are not supported.”
— Added second sentence to first paragraph, “The PIC devices support all x86 modes of opera-
tion except Special Fully Nested mode.”
— F0 Index 6Ch (ROM Mask Register): Corrected reset value to 0000FFF0h (was listed as
FFF0h). Added note, “Note: Register must be read/written as a DWORD.” Also corrected reset
— F0BAR1+I/O Offset 00h: Rewrote bit descriptions and added note for clarification purposes.
— F0BAR1+Offset 0Ch: Rewrote bit descriptions and added note for clarification purposes.
— F0BAR1+Offset 10h[13]: Changed note. Did say “This bit should not be enabled when using
the internal SuperI/O module and if IO_SIOCFG_IN (F5BAR0+I/O Offset 00h[26:25]) = 11.”
Now says “This bit should not be routed to LPC when using the internal SuperI/O module and if
IO_SIOCFG_IN (F5BAR0+I/O Offset 00h[26:25]) = 10.”
— F1BAR0+I/O Offset 00h[11] and Offset 02h[11]: Clarified that the IRQ2 is from the SIO module
and not an external SIO.
— F2 Index 40h and 44h: Removed Format 0 and Format 1 settings for a Fast-PCI clock
frequency of 48 MHz since it is not supported.
through 7 are not supported.
Section 7.0
“Video
Processor
Module”
No changes.