參數(shù)資料
型號: SAA7111
廠商: NXP Semiconductors N.V.
英文描述: Video Input Processor VIP
中文描述: 視頻輸入處理器貴賓
文件頁數(shù): 3/64頁
文件大?。?/td> 433K
代理商: SAA7111
1998 May 15
3
Philips Semiconductors
Product specification
Video Input Processor (VIP)
SAA7111
1
FEATURES
Four analog inputs, internal analog source selectors,
e.g. 4
×
CVBS or 2
×
Y/C or (1
×
Y/C and 2
×
CVBS)
Two analog preprocessing channels
Fully programmable static gain for the main channels or
automatic gain control for the selected CVBS or Y/C
channel
Switchable white peak control
Two built-in analog anti-aliasing filters
Two 8-bit video CMOS analog-to-digital converters
(ADCs)
On-chip clock generator
Line-locked system clock frequencies
Digital PLL for H-sync processing and clock generation
Requires only one crystal (24.576 MHz) for all standards
Horizontal and vertical sync detection
Automatic detection of 50/60 Hz field frequency and
automatic switching between standards PAL and NTSC
Luminance and chrominance signal processing for
PAL BGHI, PAL N, PAL M, NTSC M, NTSC N and
NTSC 4.43
User programmable luminance peaking or aperture
correction
Cross-colour reduction for NTSC by chrominance comb
filtering
PAL delay line for correcting PAL phase errors
Real time status information output (RTCO)
Brightness Contrast Saturation (BCS) control on-chip
The YUV (CCIR-601) bus supports a data rate of:
– 864
×
f
H
= 13.5 MHz for 625 line sources
– 858
×
f
H
= 13.5 MHz for 525 line sources.
Data output streams for 16, 12 or 8-bit width with the
following formats:
– 411 YUV (12-bit)
– 422 YUV (16-bit)
– 422 YUV [CCIR-656] (8-bit)
– 565 RGB (16-bit) with dither
– 888 RGB (24-bit) with special application.
720 active samples per line on the YUV bus
One user programmable general purpose switch on an
output pin
Built in line-21 text slicer
Power-on control
Two switchable outputs for the digitized CVBS or Y/C
input signals AD1 (7 to 0) and AD2 (7 to 0) via the
I
2
C-bus
Chip enable function (reset for the clock generator)
Compatible with memory-based features (line-locked
clock)
Boundary scan test circuit complies with the
IEEE Std. 1149.1
1990(ID-Code = 0 7111 02 B)
I
2
C-bus controlled (full read-back ability by an external
controller).
2
APPLICATIONS
Desktop video
Multimedia
Digital television
Image processing
Video phone.
3
GENERAL DESCRIPTION
The Video Input Processor (VIP) is a combination of a
two-channel analog preprocessing circuit including source
selection, anti-aliasing filter and ADC, an automatic clamp
and gain control, a Clock Generation Circuit (CGC), a
digital multi-standard decoder (PAL BGHI, PAL M, PAL N,
NTSC M and NTSC N), a brightness/contrast/saturation
control circuit and a colour space matrix (see Fig.1).
The CMOS circuit SAA7111, analog front-end and digital
video decoder, is a highly integrated circuit for desktop
video applications. The decoder is based on the principle
of line-locked clock decoding and is able to decode the
colour of PAL and NTSC signals into CCIR-601
compatible colour component values. The SAA7111
accepts as analog inputs CVBS or S-video (Y/C) from
TV or VTR sources. The circuit is I
2
C-bus controlled.
相關(guān)PDF資料
PDF描述
SAA7120H Digital video encoder
SAA7152 Digital Video Comb Filter DCF
SAA7184 Digital Video Encoders DENC2-M6
SAA7187 Digital video encoder (DENC2-SQ)(數(shù)字視頻編碼器)
SAA7188A Digital Video Encoder (DENC2-M)(數(shù)字視頻編碼器(DENC2-M))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7111A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced Video Input Processor EVIP
SAA7111AH 制造商:NXP Semiconductors 功能描述: 制造商:Philips Semiconductor 功能描述: 制造商:NXP Semiconductors 功能描述:TV/VIDEO SIGNAL PROCESSOR, 64 Pin, Plastic, QFP
SAA7111AH/V4,557 功能描述:視頻 IC ENHANCED VIDEO INPUT RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7111AHBG 功能描述:視頻 IC ENHANCED VIDEO INPUT PROCESSOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
SAA7111AHZ 制造商:NXP Semiconductors 功能描述: