- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98071 > S5933QE (APPLIEDMICRO INC) PCI BUS CONTROLLER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | S5933QE |
| 廠商： | APPLIEDMICRO INC |
| 元件分類(lèi)： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PQFP160 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 42/176頁(yè) |
| 文件大小： | 823K |
| 代理商： | S5933QE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)
3-149
PASS-THRU OVERVIEW
S5933
Pass-Thru Address Register. The byte en-
able, address, and SELECT# inputs are
changed during this clock to select the Pass-
Thru Data Register during clock cycle 3.
Clock 3: SELECT#, byte enable, and the address
inputs remain driven to read the Pass-Thru
Data Register at offset 2Ch. RD# is
asserted to drive data register contents
onto the Add-On data bus.
Clock 4: Add-On logic uses the rising edge of clock 4
to store DATA 1 from the S5933. PTRDY#
asserted at the rising edge of clock 4
completes the current data phase. DATA 2
is driven on the Add-On bus.
Clock 5: Add-On logic is not fast enough to store
DATA 2 by the rising edge of clock 5.
PTRDY# deasserted at the rising edge of
clock 5 extends the current data phase and
DATA 2 remains driven on the Add-On
bus.
Clock 6: Add-On logic uses the rising edge of clock 6
to store DATA 2 from the S5933. PTRDY#
asserted at the rising edge of clock 6
completes the current data phase. DATA 3
is driven on the Add-On bus.
Clock 7: Add-On logic is not fast enough to store DATA
3 by the rising edge of clock 7. PTRDY#
deasserted at the rising edge of clock 7
extends the current data phase is and DATA
3 remains driven on the Add-On bus.
Clock 8: Add-On logic uses the rising edge of clock 8
to store DATA 3 from the S5933. PTRDY#
asserted at the rising edge of clock 8
completes the current data phase. On the
PCI bus, IRDY# has been deasserted,
causing PTATN# to be deasserted. Data on
the Add-On bus is not valid.
Clock 9: Because PTATN# remains deasserted,
Add-On logic cannot store data at the
rising edge of clock 9. PTATN# is reas-
serted, indicating the PCI initiator is no
longer adding wait states. DATA 4 is driven
on the Add-On bus
Clock 10: Add-On logic uses the rising edge of clock
10 to store DATA 4 from the S5933.
PTRDY# asserted at the rising edge of
clock 10 completes the current data phase.
DATA 5 is driven on the Add-On bus.
PTBURST# is deasserted, indicating that
on the PCI bus, the burst is complete
except for the last data phase. Since the
data is double buffered, there may be one
or two pieces of data available to the Add-
On when PTBURST# becomes inactive.
This example shows the single data
available case. If another piece of data was
available, then PTATN# would remain
active instead of going inactive at clock 12.
Clock 11: Add-On logic is not fast enough to store
DATA 5 by the rising edge of clock 11.
PTRDY# deasserted at the rising edge of
clock 11 extends the data phase and
DATA 5 remains driven on the Add-On
bus.
Clock 12: Add-On logic uses the rising edge of clock
12 to store DATA 5 from the S5933.
PTRDY# asserted at the rising edge of
clock 12 completes the final data phase.
Clock 13: PTATN# deasserted at the rising edge of
clock 13 indicates the Pass-Thru access is
complete. The S5933 can accept new
Pass-Thru accesses from the PCI bus at
clock 14.
Pass-Thru Burst Reads
A Pass-Thru burst read operation occurs when a PCI
initiator reads multiple DWORDs from a Pass-Thru re-
gion. A burst transfer consists of a single address and
a multiple data phases. During the address phase of
the PCI transfer, the S5933 stores the PCI address
into the Pass-Thru Address Register (APTA). If the
S5933 determines that the address is within one of its
defined Pass-Thru regions, it indicates to the Add-On
that a write to the Pass-Thru Data Register (APTD) is
required. Figure 6 shows a 6 data phase Pass-Thru
burst read access (Add-On write) using PTADR#.
Clock 0: PCI address information is stored in the
S5933 Pass-Thru Address Register. The
PCI address is recognized as an access to
Pass-Thru region 1. PTATN# is asserted
by the S5933 to indicate a Pass-Thru
access is occurring.
Clock 1: Pass-Thru status signals indicate what
action is required by Add-On logic. Pass-
Thru status outputs are valid when
PTATN# is active and are sampled by the
Add-On at the rising edge of clock 2.
PTBURST#
Deasserted, the S5933 does
not yet recognize a PCI
burst.
PTNUM[1:0] 01. Indicates the PCI access
is to Pass-Thru region 1.
PTWR
Deasserted. The Pass-Thru
access is a read.
PTBE[3:0]#
0h. Indicate the Pass-Thru
access is 32-bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S6A0032 | 16 X 80 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC138 |
| S6A0069 | 16 X 40 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC80 |
| S6A0078 | 34 X 120 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC183 |
| S80296SA40 | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| S80486-DX4-75-S-V-8-B | 32-BIT, 75 MHz, MICROPROCESSOR, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5935 | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935_07 | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S59355QRC | 制造商:AppliedMicro 功能描述: |
| S5935QF | 制造商:AMCC 制造商全稱(chēng):Applied Micro Circuits Corporation 功能描述:PCI Product |
| S5935QRC | 制造商:AppliedMicro 功能描述:PCI Master Device 160-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。