- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382465 > S1D13700 (愛(ài)普生（中國(guó)）有限公司) Embedded Memory Graphics LCD Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | S1D13700 |
| 廠商： | 愛(ài)普生（中國(guó)）有限公司 |
| 英文描述： | Embedded Memory Graphics LCD Controller |
| 中文描述： | 嵌入式內(nèi)存圖形液晶顯示控制器 |
| 文件頁(yè)數(shù)： | 20/134頁(yè) |
| 文件大?。?/td> | 1000K |
| 代理商： | S1D13700 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)
Page 20
Epson Research and Development
Vancouver Design Center
S1D13700
X42A-A-001-00
Hardware Functional Specification
Issue Date: 2004/01/06
Revision 1.0
A0
I
16
CI
HIOVDD
Z
System Address pin 0.
For Direct addressing mode, this pin is used for system
address bit 0.
For Indirect addressing mode, this pin in conjunction with RD#
and WR# determines the type of data present on the data bus.
D[7:0]
IO
44-47,
49-52
CB2
HIOVDD
0 or Z
System data bus pins 7-0.
These tristate input/output data pins must be connected to the
microprocessor data bus.
CNF[1:0]
I
57, 56
SI
HIOVDD
Z
These input pins are used for configuration of the FPSHIFT clock
cycle time and must be connected to either HIOVDD or VSS. For
further information, see Section 5.3, “Summary of Configuration
Options” on page 24.
CNF[3:2]
I
59, 58
SI
HIOVDD
Z
These input pins select the host bus interface (microprocessor
interface) and must be connected to either HIOVDD or VSS. The
S1D13700 supports Generic processors (such as the 8085 and
Z80), the MC68K family of processors (such as the 68000) and
the M6800 family of processors (such as the 6800). For further
information, see Section 5.3, “Summary of Configuration Options”
on page 24.
CNF4
I
60
SI
HIOVDD
Z
This input pin selects the microprocessor addressing mode and
must be connected to either HIOVDD or VSS. The S1D13700
supports both Direct and Indirect addressing modes. For further
information, see Section 5.3, “Summary of Configuration Options”
on page 24.
RD#
I
41
SI
HIOVDD
Z
This input pin has multiple functions.
When the Generic host bus interface is selected, this pin is the
active-LOW read strobe (RD#). The S1D13700 data output
buffers are enabled when this signal is low.
When the M6800 host bus interface is selected, this pin is the
active-high enable clock (E). Data is read from or written to the
S1D13700 when this clock goes high.
When the MC68K host bus interface is selected, this pin is the
active-low lower data strobe (LDS#). Data is read from or
written to the S1D13700 when this signal goes low.
WR#
I
42
SI
HIOVDD
Z
This input pin has multiple functions.
When the Generic host bus interface is selected, this signal is
the active-low write strobe (WR#). The bus data is latched on
the rising edge of this signal.
When the M6800 host bus interface is selected, this signal is
the read/write control signal (R/W#). Data is read from the
S1D13700 if this signal is high, and written to the S1D13700 if
it is low.
When the MC68K host bus interface is selected, this signal is
the read/write control signal (RD/WR#). Data is read from the
S1D13700 if this signal is high, and written to the S1D13700 if
it is low.
CS#
I
43
SI
HIOVDD
Z
Chip select.
This active-low input enables the S1D13700. It is usually
connected to the output of an address decoder device that maps
the S1D13700 into the memory space of the controlling
microprocessor.
Table 5-2 Host Interface Pin Descriptions
Pin Name
Type
Pin #
Cell
Power
RESET#
State
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1D13706 | S1D13706 Embedded Memory LCD Controller |
| S1D15E06 | Direct RAM data display by display data RAM |
| S1D15E06D01B000 | Direct RAM data display by display data RAM |
| S1D15E06D01E000 | Direct RAM data display by display data RAM |
| S1D15E06D03B000 | Direct RAM data display by display data RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1D13700F01A100 | 功能描述:顯示驅(qū)動(dòng)器和控制器 LCD CONTROLLER RoHS:否 制造商:Panasonic Electronic Components 工作電源電壓:2.7 V to 5.5 V 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Reel |
| S1D13700F02A100 | 功能描述:顯示驅(qū)動(dòng)器和控制器 (QVGA) 320x240 B/W STN LCD C RoHS:否 制造商:Panasonic Electronic Components 工作電源電壓:2.7 V to 5.5 V 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Reel |
| S1D13701F00A100 | 功能描述:LCD 驅(qū)動(dòng)器 Organic EL Controller RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| S1D13702F00A100 | 功能描述:LCD 驅(qū)動(dòng)器 Organic EL Controller RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| S1D13704F00A | 制造商:EPSON 制造商全稱:EPSON 功能描述:LCD Controller ICs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。