- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C63406D0A0100 MICROCONTROLLER, UUC103 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C63406D0A0100 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROCONTROLLER, UUC103 |
| 封裝： | DIE-103 |
| 文件頁數(shù)： | 67/151頁 |
| 文件大?。?/td> | 1171K |
| 代理商： | S1C63406D0A0100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當(dāng)前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁
14
EPSON
S1C63406/408 TECHNICAL MANUAL
CHAPTER 2: POWER SUPPLY AND INITIAL RESET
2.2.2 Simultaneous low input to terminals K00–K03
Another way of executing initial reset externally is to input a low signal simultaneously to the input ports
(K00–K03) selected with the mask option.
Since this initial reset passes through the noise reject circuit, maintain the specified input terminals at low
level for at least 1.5 msec (when the oscillation frequency fOSC1 is 32.768 kHz) during normal operation.
The noise reject circuit does not operate immediately after turning the power on until the oscillation
circuit starts oscillating. Therefore, maintain the specified input terminals at low level for at least 1.5 msec
(when the oscillation frequency fOSC1 is 32.768 kHz) after oscillation starts.
Table 2.2.2.1 shows the combinations of input ports (K00–K03) that can be selected with the mask option.
Table 2.2.2.1 Combinations of input ports
Not use
K00
K01K02K03
K00
K01K02
K00
K01
1
2
3
4
When, for instance, mask option 2 (K00
K01K02K03) is
selected, initial reset is executed when the signals input to the
four ports K00–K03 are all low at the same time. When 3 or 4
is selected, the initial reset is done when a key entry including
a combination of selected ports is made.
Further, the time authorize circuit can be selected with the mask option. The time authorize circuit checks
the input time of the simultaneous low input and performs initial reset if that time is the defined time (1
to 2 sec) or more. If using this function, make sure that the specified port terminals do not go low at the
same time during ordinary operation.
2.2.3 Internal reset circuit
The S1C63406/408 has a built-in reset circuit that can be configured by mask option. This reset circuit
provides a system reset function when the power is instantaneously interrupted or drops as well as a
power-on reset function that is useful when the power is turned on.
Table 2.2.3.1 Reset circuit options
Use 1.8 V
Use 1.6 V
Use 1.4 V
Not use
1
2
3
4
When "Use" is selected by mask option, the reset circuit outputs a reset
signal after turning the power on until the voltage level on the VDD
terminal reaches the reset-release level. It also outputs a reset signal
when the power downs below the reset level. Refer to Chapter 7,
"Electrical Characteristics", for detailed reset timing chart.
The reset signal is maintained by the RS latch and becomes the internal
initial reset signal. The RS latch is designed to be released by a 16 Hz signal (high) that is divided by the
OSC1 clock. Therefore in normal operation, a maximum of 1024/fOSC1 seconds (32 msec when fOSC1 =
32.768 kHz) is needed until the internal initial reset is released after the reset signal goes to high level.
VDD
Reset signal
(Reset circuit output)
Internal initial
reset signal
CPU is in Run status
Level A
Level B
Power on
Wait for 1024/fOSC1
Reset hold period
(several msec)
Fig. 2.2.3.1 Internal reset timing
A voltage level (1.8, 1.6 or 1.4 V) must be selected according to the minimum operating voltage (see Table
2.1.1) when this circuit is used. This selection presets the reset-release level (Level A) and reset level
(Level B) to the reset circuit. There is a 40 mV (Typ.) of hysteresis between Levels A and B. See Chapter 7,
"Electrical Characteristics", for the preset levels.
Note that the power-on reset circuit increases current consumption. In particular, current consumption in
reset status will be greatly increased. See Chapter 7, "Electrical Characteristics", for details.
When the "Not Use" option is selected, this circuit does not output a reset signal at power on and down.
Notes: When using the reset circuit, be sure to connect a capacitor (0.01 F is recommended) to the
reset terminal in order to operate it properly. In this case, to avoid a large current flow in the
circuit, do not fix the reset terminal at high level.
When the internal reset circuit is used, it is not necessary to perform initial resetting using the
reset terminal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C63455F | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP128 |
| S1C63455D | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC105 |
| S1C63458F0A0100 | MICROCONTROLLER, PQFP144 |
| S1C63466D | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC140 |
| S1C63466F | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C63408 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63557D04Q000 | 制造商:Seiko Instruments Inc (SII) 功能描述:EPSON MCU 4BIT |
| S1C63567 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63616 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63632 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。