- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C63406D0A0100 MICROCONTROLLER, UUC103 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C63406D0A0100 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROCONTROLLER, UUC103 |
| 封裝： | DIE-103 |
| 文件頁(yè)數(shù)： | 67/151頁(yè) |
| 文件大?。?/td> | 1171K |
| 代理商： | S1C63406D0A0100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)
14
EPSON
S1C63406/408 TECHNICAL MANUAL
CHAPTER 2: POWER SUPPLY AND INITIAL RESET
2.2.2 Simultaneous low input to terminals K00–K03
Another way of executing initial reset externally is to input a low signal simultaneously to the input ports
(K00–K03) selected with the mask option.
Since this initial reset passes through the noise reject circuit, maintain the specified input terminals at low
level for at least 1.5 msec (when the oscillation frequency fOSC1 is 32.768 kHz) during normal operation.
The noise reject circuit does not operate immediately after turning the power on until the oscillation
circuit starts oscillating. Therefore, maintain the specified input terminals at low level for at least 1.5 msec
(when the oscillation frequency fOSC1 is 32.768 kHz) after oscillation starts.
Table 2.2.2.1 shows the combinations of input ports (K00–K03) that can be selected with the mask option.
Table 2.2.2.1 Combinations of input ports
Not use
K00
K01K02K03
K00
K01K02
K00
K01
1
2
3
4
When, for instance, mask option 2 (K00
K01K02K03) is
selected, initial reset is executed when the signals input to the
four ports K00–K03 are all low at the same time. When 3 or 4
is selected, the initial reset is done when a key entry including
a combination of selected ports is made.
Further, the time authorize circuit can be selected with the mask option. The time authorize circuit checks
the input time of the simultaneous low input and performs initial reset if that time is the defined time (1
to 2 sec) or more. If using this function, make sure that the specified port terminals do not go low at the
same time during ordinary operation.
2.2.3 Internal reset circuit
The S1C63406/408 has a built-in reset circuit that can be configured by mask option. This reset circuit
provides a system reset function when the power is instantaneously interrupted or drops as well as a
power-on reset function that is useful when the power is turned on.
Table 2.2.3.1 Reset circuit options
Use 1.8 V
Use 1.6 V
Use 1.4 V
Not use
1
2
3
4
When "Use" is selected by mask option, the reset circuit outputs a reset
signal after turning the power on until the voltage level on the VDD
terminal reaches the reset-release level. It also outputs a reset signal
when the power downs below the reset level. Refer to Chapter 7,
"Electrical Characteristics", for detailed reset timing chart.
The reset signal is maintained by the RS latch and becomes the internal
initial reset signal. The RS latch is designed to be released by a 16 Hz signal (high) that is divided by the
OSC1 clock. Therefore in normal operation, a maximum of 1024/fOSC1 seconds (32 msec when fOSC1 =
32.768 kHz) is needed until the internal initial reset is released after the reset signal goes to high level.
VDD
Reset signal
(Reset circuit output)
Internal initial
reset signal
CPU is in Run status
Level A
Level B
Power on
Wait for 1024/fOSC1
Reset hold period
(several msec)
Fig. 2.2.3.1 Internal reset timing
A voltage level (1.8, 1.6 or 1.4 V) must be selected according to the minimum operating voltage (see Table
2.1.1) when this circuit is used. This selection presets the reset-release level (Level A) and reset level
(Level B) to the reset circuit. There is a 40 mV (Typ.) of hysteresis between Levels A and B. See Chapter 7,
"Electrical Characteristics", for the preset levels.
Note that the power-on reset circuit increases current consumption. In particular, current consumption in
reset status will be greatly increased. See Chapter 7, "Electrical Characteristics", for details.
When the "Not Use" option is selected, this circuit does not output a reset signal at power on and down.
Notes: When using the reset circuit, be sure to connect a capacitor (0.01 F is recommended) to the
reset terminal in order to operate it properly. In this case, to avoid a large current flow in the
circuit, do not fix the reset terminal at high level.
When the internal reset circuit is used, it is not necessary to perform initial resetting using the
reset terminal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C63455F | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP128 |
| S1C63455D | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC105 |
| S1C63458F0A0100 | MICROCONTROLLER, PQFP144 |
| S1C63466D | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, UUC140 |
| S1C63466F | 4-BIT, MROM, 4.1 MHz, MICROCONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C63408 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63557D04Q000 | 制造商:Seiko Instruments Inc (SII) 功能描述:EPSON MCU 4BIT |
| S1C63567 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63616 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C63632 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。