- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C60A13F 4-BIT, MROM, 1.2 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | S1C60A13F |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 1.2 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, QFP14-80 |
| 文件頁數(shù)： | 74/104頁 |
| 文件大?。?/td> | 850K |
| 代理商： | S1C60A13F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
S1C60N13 TECHNICAL MANUAL
EPSON
63
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Event Counter)
EV1RST: Event counter 1 reset (2FCHD1)
This is the register for resetting event counter 1.
When "1" is written : Event counter 1 reset
When "0" is written : No operation
Read-out : Always "0"
When "1" is written, event counter 1 is reset and the data becomes "00H". When "0" is written, no opera-
tion is executed.
This is a write-only bit, and is always "0" at read-out.
EVRUN: Event counter RUN/STOP (2FCHD2)
This register controls the event counter RUN/STOP status.
When "1" is written : RUN
When "0" is written : STOP
Read-out : Valid
When "1" is written, the event counter enters the RUN status and starts receiving the clock signal input.
When "0" is written, the event counter enters the STOP status and the clock signal input is ignored.
(However, input to the input port is valid.)
At initial reset, this register is set to "0".
EVSEL: Event counter mode (2FCHD3)
This register control the count mode of the event counter.
When "1" is written : Separate
When "0" is written : Phase detection
Read-out : Valid
When "0" is written, the phases of the two clock signals are detected, and the phase detection mode is
selected, in which one of the counters is chosen to input the clock signal. When "1" is written, the separate
mode is selected, in which each clock signal is input to different counters.
At initial reset, this register is set to "0".
4.12.5 Programming notes
(1) After the event counter has written data to the EVRUN register, it operates or stops in synchroniza-
tion with the falling edge of the noise rejector clock or stops. Hence, attention must be paid to the
above timing when input signals (input to K02 and K03) are being received.
(2) To prevent erroneous reading of the event counter data, read out the counter data several times,
compare it, and use the matching data as the result.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C60L16F0A0100 | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 |
| S1C60N01F | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, PQFP48 |
| S1C60N02D | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, UUC52 |
| S1C60L02 | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, PQFP60 |
| S1C60N04D | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C60A16 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60L05 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60L08 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60L16 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N05 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。