Philips Semiconductors
PNX8510/11
Analog companion chip
Product data
Rev. 04 – 12 January 2004
12 of 92
9397 750 12612
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
This mode supports two video data streams through one physical video interface. It
can be used to utilize both video encoder channels in the chip with one interface only
or to hook up two PNX8510/11 devices to one source providing an interleaved data
stream. Each chip extracts one slice from the interleaved stream. This video format is
useful for the standard definition RGB data path as well as for the HD data path.
YUV 4:4:4 Interleaved
This mode supports two video data streams through one physical video interface. It
can be used to utilize both video encoder channels with one interface only or to hook
up two PNX8510/11 devices to one source providing an interleaved data stream.
Each chip extracts one slice from the interleaved stream. This video format is useful
for the HD data path only.
There are two modes defined for interleaved data streams. One is to run the interface
at twice the speed and provide a qualifier on the HSYNC input to qualify a certain
slice. The qualifier is essentially the interface clock divided by two.
The other interleaved interface format works on both clock edges of the interface
clock, so one slice is latched at the positive edge and the other slice is latched at the
negative edge of the interface clock.
YUV 4:2:2 HD two-channel format
This format is used only for high definition video modes that exceed interface clock
requirements of 81 MHz. For this video interface mode, both physical interfaces of the
chip are utilized. The primary interface gets a D1-like data stream, which only
contains the luminance information, while the secondary D1 interface carries the
chrominance information.
7.1.3
Video input module
The video input module is responsible for accommodating all supported video data
formats. It delivers a de-multiplexed and de-sliced data stream to the video
processing modules.
As depicted in
Figure 11
, the IC has two video input ports which can accommodate 8
or 10-bit wide video data streams.
Fig 9.
YUV 4:4:4 Interleaved
Fig 10.
YUV 4:2:2 HD two-channel format
MDB643
FF
FF
00
00
00
00 EAV EAV 80
80
10
10
Y1
b
U1
a
U1
b
V1
a
V1
b
Y2
a
Y2
b
00
00
FF
FF
00
00 SAV SAVa
MDB644
FF
00
00 EAV 80
10
80
10
FF
00
00 SAV Y1
Y2
Y3
Y4
U5
Y6
FF
00
00 EAV 80
10
80
10
FF
00
00 SAV U1
V2
U3
V3
U5
V5