
PIC12C67X
DS30561B-page 48
1999 Microchip Technology Inc.
8.1
For the A/D converter to meet its specified accuracy,
the charge holding capacitor (C
HOLD
) must be allowed
to fully charge to the input channel voltage level. The
analog input model is shown in Figure 8-2. The source
impedance (R
S
) and the internal sampling switch (R
SS
)
impedance directly affect the time required to charge
the capacitor C
HOLD
. The sampling switch (R
SS
)
impedance varies over the device voltage (V
DD
), see
Figure 8-2.
The maximum recommended imped-
ance for analog sources is 10 k
. After the analog
input channel is selected (changed), this acquisition
must be done before the conversion can be started.
To calculate the minimum acquisition time, Equation 8-1
may be used. This equation assumes that 1/2 LSb error
is used (512 steps for the A/D). The 1/2 LSb error is the
maximum error allowed for the A/D to meet its specified
resolution.
A/D Sampling Requirements
EQUATION 8-1:
A/D MINIMUM CHARGING
TIME
V
HOLD
= (V
REF
- (V
REF
/512)) (1 - e
(-Tc/C
HOLD
(R
IC
+ R
SS
+ R
S
))
)
or
Tc = -(51.2 pF)(1 k
+ R
SS
+ R
S
) ln(1/511)
Example 8-1 shows the calculation of the minimum
required acquisition time T
ACQ
. This calculation is
based on the following system assumptions.
Rs = 10 k
1/2 LSb error
V
DD
= 5V
→
Rss = 7 k
Temp (system max.) = 50
°
C
V
HOLD
= 0 @ t = 0
EXAMPLE 8-1:
CALCULATING THE
MINIMUM REQUIRED
SAMPLE TIME
T
ACQ
= Internal Amplifier Settling Time +
Holding Capacitor Charging Time +
Temperature Coefficient
T
ACQ
= 5
μ
s + Tc + [(Temp - 25
°
C)(0.05
μ
s/
°
C)]
T
C
=
-C
HOLD
(R
IC
+ R
SS
+ R
S
) ln(1/512)
-51.2 pF (1 k
+ 7 k
+ 10 k
) ln(0.0020)
-51.2 pF (18 k
) ln(0.0020)
-0.921
μ
s (-6.2146)
5.724
μ
s
T
ACQ
= 5
μ
s + 5.724
μ
s + [(50
°
C - 25
°
C)(0.05
μ
s/
°
C)]
10.724
μ
s + 1.25
μ
s
11.974
μ
s
Note 1:
The reference voltage (V
REF
) has no
effect on the equation, since it cancels
itself out.
2:
The charge holding capacitor (C
HOLD
) is
not discharged after each conversion.
3:
The maximum recommended impedance
for analog sources is 10 k
. This is
required to meet the pin leakage specifi-
cation.
4:
After a conversion has completed, a
2.0 T
AD
delay must complete before
acquisition can begin again. During this
time, the holding capacitor is not con-
nected to the selected A/D input channel.
FIGURE 8-2:
ANALOG INPUT MODEL
C
PIN
5 pF
VA
Rs
RAx
V
DD
V
T
= 0.6V
V
T
= 0.6V
I leakage
± 500 nA
R
IC
≤
1k
Sampling
Switch
SS
Rss
C
HOLD
= DAC capacitance
= 51.2 pF
V
SS
6V
5V
4V
3V
2V
Sampling Switch
( k
)
5 6 7 8 9 10 11
V
DD
Legend: C
PIN
V
T
I leakage
R
IC
SS
C
HOLD
= input capacitance
= threshold voltage
= leakage current at the pin due to
various junctions
= interconnect resistance
= sampling switch
= sample/hold capacitance (from DAC)