TM Family Datasheet Page 33 of 77 July 2009 – Rev" />
參數(shù)資料
型號(hào): PI7C9X20404SLCFDE
廠商: Pericom
文件頁數(shù): 27/77頁
文件大?。?/td> 0K
描述: IC PCIE PACKET SWITCH 128LQFP
標(biāo)準(zhǔn)包裝: 90
系列: SlimLine™
應(yīng)用: 封裝開關(guān),4 端口/4 線道
接口: PCI Express
封裝/外殼: 128-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 128-LQFP(14x14)
包裝: 托盤
安裝類型: 表面貼裝
PI7C9X20404SL
4Port-4Lane PCI Express Switch
SlimLine
TM Family
Datasheet
Page 33 of 77
July 2009 – Revision 1.2
Pericom Semiconductor
7.2.1
VENDOR ID REGISTER – OFFSET 00h
BIT
FUNCTION
TYPE
DESCRIPTION
15:0
Vendor ID
RO
Identifies Pericom as the vendor of this device. The default value may be
changed by SMBus or auto-loading from EEPROM.
Reset to 12D8h.
7.2.2
DEVICE ID REGISTER – OFFSET 00h
BIT
FUNCTION
TYPE
DESCRIPTION
31:16
Device ID
RO
Identifies this device as the PI7C9X20404SL. The default value may be
changed by SMBus or auto-loading from EEPROM.
Resets to A404h.
7.2.3
COMMAND REGISTER – OFFSET 04h
BIT
FUNCTION
TYPE
DESCRIPTION
0
I/O Space Enable
RW
0b: Ignores I/O transactions on the primary interface
1b: Enables responses to I/O transactions on the primary interface
Resets to 0b.
1
Memory Space
Enable
RW
0b: Ignores memory transactions on the primary interface
1b: Enables responses to memory transactions on the primary interface
Reset to 0b.
2
Bus Master Enable
RW
0b: Does not initiate memory or I/O transactions on the upstream port and
handles as an Unsupported Request (UR) to memory and I/O transactions
on the downstream port. For Non-Posted Requests, a completion with UR
completion status must be returned
1b: Enables the Switch Port to forward memory and I/O Read/Write
transactions in the upstream direction
Reset to 0b.
3
Special Cycle Enable
RO
Does not apply to PCI Express. Must be hardwired to 0b.
4
Memory Write And
Invalidate Enable
RO
Does not apply to PCI Express. Must be hardwired to 0b.
5
VGA Palette Snoop
Enable
RO
Does not apply to PCI Express. Must be hardwired to 0b.
6
Parity Error
Response Enable
RW
0b: Switch may ignore any parity errors that it detects and continue normal
operation
1b: Switch must take its normal action when a parity error is detected
Reset to 0b.
7
Wait Cycle Control
RO
Does not apply to PCI Express. Must be hardwired to 0.
8
SERR# enable
RW
0b: Disables the reporting of Non-fatal and Fatal errors detected by the
Switch to the Root Complex
b1: Enables the Non-fatal and Fatal error reporting to Root Complex
Reset to 0b.
9
Fast Back-to-Back
Enable
RO
Does not apply to PCI Express. Must be hardwired to 0b.
10
Interrupt Disable
RW
Controls the ability of a PCI Express device to generate INTx Interrupt
Messages. In the Switch, this bit does not affect the forwarding of INTx
messages from the downstream ports.
Reset to 0b.
相關(guān)PDF資料
PDF描述
PI7C9X20505GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X20508GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X440SLBFDE IC PCIE-TO-USB 2.0 CTRLR 128LQFP
PI7C9X442SLBFDE IC PCIE-TO-USB2.0 SWIDGE 128LQFP
PI7C9X7952AFDE IC PCIE-TO-UART BRIDGE 128LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C9X20404SLCFDEX 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 4port 4lane PCIe Packet Switch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C9X20505GPBNDE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 5port 5lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C9X20508GPANDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Rail/Tube
PI7C9X20508GPBEVB 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD - Boxed Product (Development Kits)
PI7C9X20508GPBNDE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 5port 8lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray