參數(shù)資料
型號(hào)： PCD5003A
廠商： NXP Semiconductors N.V.
英文描述： Enhanced Pager Decoder for POCSAG
中文描述： 增強(qiáng)傳呼機(jī)POCSAG碼解碼器
文件頁(yè)數(shù)： 18/44頁(yè)
文件大?。?/td> 233K
代理商： PCD5003A
1999 Jan 08
18
Philips Semiconductors
Product specification
Enhanced Pager Decoder for POCSAG
PCD5003A
Table 13
Index register
Notes
1.
2.
The index register only uses the least significant nibble, the upper 4 bits are ignored.
Writing to registers 0B to 0F has no effect, reading produces meaningless data.
ADDRESS
(1)
REGISTER FUNCTION
ACCESS
00H
00H
01H
02H
03H
04H
05H
05H
06H
07H
08H
09H
0AH
status
control
R
W
real-time clock: seconds
real-time clock:
1
100
second
alert cadence
alert set-up
periodic interrupt modulus
periodic interrupt counter
RAM write address pointer
EEPROM address pointer
RAM read address pointer
RAM data output
EEPROM data input/output
unused
R/W
R/W
W
W
W
R
R
R/W
R/W
R
R/W
note 2
0BH to 0FH
7.26
External interrupt
The PCD5003A can signal events to an external controller
via an interrupt signal on output INT. The interrupt polarity
is programmable via SPF programming. The interrupt
source is shown in the status register.
Interrupts are generated by the following events (more
than one event possible):
Call data available for output (bit D2)
SRAM pointers becoming equal (bit D3)
Expiry of periodic time-out (bit D7)
Expiry of alert time-out (bit D4)
Change of state in out-of-range indicator (bit D5)
Change of state in battery-low indicator or in receiver
control output RXE (bit D6).
Immediate interrupts are generated by status bits D3,
D4, D6 (RXE monitoring) and D7. Bits D2, D5 and D6
(BAT monitoring) generate interrupts as soon as the
receiver is disabled (RXE = 0).
When call data is available (D2 = 1) but the receiver
remains switched on, an interrupt is generated at the next
sync word position, if data fail mode (short fade recovery
mode in APOC1) is not active.
The interrupt output INT is reset after completion of a
status read operation.
7.27
Interrupt Masking
In the PCD5003A certain interrupts can be suppressed by
masking via the control register. This feature prevents
unnecessary wake-up actions of the microcontroller
causing battery life reduction.
The following interrupts can be masked:
Out-of-Range (status bit D5)
: change of state
interrupt, masked by setting control register bit D5
BAT/RXE monitoring (status bit D6)
: change of state
interrupt (source selected by control register bit D2),
masked by setting control register bit D6
Periodic Timer (status bit D7)
: timer overflow interrupt,
masked by setting control register bit D7.
Although no interrupts are generated by these conditions
when masked via the control register, the corresponding
status bits are normally updated and available via the
status register. At reset the control register is cleared,
causing all interrupts to be enabled.
相關(guān)PDF資料
PDF描述
PCD5003AH Enhanced Pager Decoder for POCSAG
PCD5003 Advanced POCSAG Paging Decoder
PCD5003H Advanced POCSAG Paging Decoder
PCD5008 FLEX Pager Decoder
PCD5008H FLEX Pager Decoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCD5003AH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Enhanced Pager Decoder for POCSAG
PCD5003H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder
PCD5003HB-T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder
PCD5003U/10 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder
PCD5008 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:FLEX Pager Decoder
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*