參數(shù)資料
型號: OX9162
廠商: Electronic Theatre Controls, Inc.
英文描述: Integrated Parallel Port/Local Bus and PCI interface
中文描述: 綜合并口/本地總線和PCI接口
文件頁數(shù): 24/41頁
文件大?。?/td> 347K
代理商: OX9162
6.3.10 Configuration B register
ECR[7:5] must be set to ‘111’ to access this register. Read
only, all bits will be set to 0, except for bit[6] which will
reflect the state of the interrupt.
Data Sheet Revision 1.1 PRELIMINARY
Page 24
OX9162
OXFORD SEMICONDUCTOR LTD.
6.3.11 Extended control register ‘ECR’
The Extended control register is located at offset 002h in
upper block. It is used to configure the operation of the
parallel port.
ECR[4:0]: Reserved - write
These bits are reserved and must always be set to
“00001”.
ECR[0]: Empty - read
When DCR[5} = ‘0’
logic 0
FIFO contains at least one byte
logic 1
FIFO completely empty
When DCR[5} = ‘1’
logic 0
FIFO contains at least one byte
logic 1
FIFO contains less than one byte
ECR[1]: Full - read
When DCR[5} = ‘0’
logic 0
FIFO has at least one free byte
FIFO completely full
When DCR[5} = ‘1’
logic 0
FIFO has at least one free byte
logic 1
FIFO full
ECR[2]: serviceIntr - read
When DCR[5} = ‘0’
logic 1
writeIntrThreshold (8) free bytes or more in
FIFO
When DCR[5} = ‘1’
logic 1
readIntrThreshold (8) bytes or more in FIFO
ECR[7:5]: Mode – read / write
These bits define the operational mode of the parallel port.
logic ‘000’
SPP
logic ‘001’
PS2
logic ‘010’
Reserved
logic ‘011’
ECR
logic ‘100’
EPP
logic ‘101’
Reserved
logic ‘110’
Test
logic ‘111’
Config
相關(guān)PDF資料
PDF描述
OXCB950 Integrated High Performance UART Cardbus / PCI interface
OXFW900 IEEE1394 to ATA/ATAPI Native Bridge
OXFW900-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
OXFW911 IEEE1394 to ATA/ATAPI Native Bridge
OXFW911-TQ-A IEEE1394 to ATA/ATAPI Native Bridge
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OX9240 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9241 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9340 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9341 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO
OX9440 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO