- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384806 > OX9162 (Electronic Theatre Controls, Inc.) Integrated Parallel Port/Local Bus and PCI interface PDF資料下載
參數(shù)資料
| 型號： | OX9162 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated Parallel Port/Local Bus and PCI interface |
| 中文描述： | 綜合并口/本地總線和PCI接口 |
| 文件頁數(shù)： | 15/41頁 |
| 文件大?。?/td> | 347K |
| 代理商： | OX9162 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Data Sheet Revision 1.1 PRELIMINARY
Page 15
OX9162
OXFORD SEMICONDUCTOR LTD.
4.4.4
Bits
3:0
Local Bus Timing Parameter/Bar sizing register 2 ‘LT2’ (Offset 0x0C):
Description
Write Data Bus Assertion. This register defines the number of clock
cycles after the Reference Cycle when the LBD pins actively drive the
data bus during a write operation to the Local Bus.
1
Write Data Bus De-assertion. This register defines the number of clock
cycles after the Reference Cycle when the LBD pins go high-impedance
during a write operation to the Local Bus.
1,2
Read Data Bus Assertion. This register defines the number of clock
cycles after the Reference Cycle when the LBD pins actively drive the
data bus at the end of a read operation from the Local Bus.
1
Read Data Bus De-assertion. This register defines the number of clock
cycles after the Reference Cycle when the LBD pins go high-impedance
during at the beginning of a read cycle from the Local Bus.
1
Reserved.
IO Space Block Size of BAR0
000 = Reserved
001 = 4 Bytes
010 = 8 Bytes
011 = 16 Bytes
Reserved
IO Space Block Size of BAR1
000 = Reserved
001 = 4 Bytes
010 = 8 Bytes
011 = 16 Bytes
Reserved
Local Bus Software Reset. When this bit is a 1 the Local Bus reset pin is
activated. When this bit is a 0 the Local Bus reset pin is de-activated.
2
Local Bus Clock Enable. When this bit is a 1 the Local Bus clock (LBCK)
pin is enabled. When this bit is a 0 LBCK pin is permanently low. The
Local Bus Clock is a buffered PCI clock.
Bus Interface Type. When low (=0) the Local Bus is configured to Intel-
type operation, otherwise it is configured to Motorola-type operation.
Note that when Mode[1:0] is ‘01’, this bit is hard wired to 0.
Read/Write
EEPROM
W
Reset
0h
PCI
RW
7:4
W
RW
Fh
11:8
W
RW
4h
(2h for
parallel port)
0h
15:12
W
RW
19:16
22:20
-
W
R
R
0h
‘010’
100 = 32 Bytes
101 = 64 Bytes
110 = 128 Bytes
111 = 256 Bytes
23
26:24
-
W
R
R
0h
‘010’
(‘001’ for
parallel port)
100 = 32 Bytes
101 = 64 Bytes
110 = 128 Bytes
111 = 256 Bytes
28:27
29
-
-
R
RW
000
0
30
W
RW
0
31
W
RW
0
Note 1:
Only values in the range of 0 to Ah (0-10 decimal) are valid. Other values are reserved as writing higher values causes the PCI interface to retry all
accesses to the Local Bus as it is unable to complete the transaction in 16 PCI clock cycles.
Note 2:
Local Bus and the Parallel Port are all reset with PCI reset. In Addition, the user can issue the Software Reset Command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OXCB950 | Integrated High Performance UART Cardbus / PCI interface |
| OXFW900 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW900-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911 | IEEE1394 to ATA/ATAPI Native Bridge |
| OXFW911-TQ-A | IEEE1394 to ATA/ATAPI Native Bridge |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OX9240 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9241 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9340 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9341 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
| OX9440 | 制造商:RALTRON 制造商全稱:RALTRON 功能描述:OCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。