
4.2.1
Data Sheet Revision 1.1 PRELIMINARY
Page 10
OX9162
OXFORD SEMICONDUCTOR LTD.
PCI Configuration Space Register map
Configuration Register Description
16
Offset
Address
00h
04h
08h
0Ch
10h
14h
18h
1Ch
20h
24h
28h
2Ch
30h
34h
38h
3Ch
40h
44h
31
15
0
Device ID
Status
Vendor ID
Command
Class Code
Header Type
Revision ID
Reserved
BIST
1
Reserved
Base Address Register 0 (BAR0) - Function in I/O space
Base Address Register 1 (BAR 1) - Function in I/O space
Base Address Register 2 (BAR 2) – Local Configuration Registers in IO space
Base Address Register 3 (BAR3) – Local Configuration Registers in Memory space
Base Address Register 4 (BAR4) – Function in Memory Space
Reserved
Reserved
Subsystem ID
Reserved
Reserved
Reserved
Reserved
Reserved
Power Management Capabilities (PMC)
Reserved
Reserved
Subsystem Vendor ID
Cap_Ptr
Interrupt Pin
Next Ptr
PMC Control/Status Register (PMCSR)
Interrupt Line
Cap_ID
Table 2: PCI Configuration space
Reset value
Program read/write
Register name
Local Bus
Parallel Port
Vendor ID
Device ID
Command
Status
Revision ID
Class code
Header type
BAR 0
BAR 1
BAR 2
BAR 3
BAR 4
Subsystem VID
Subsystem ID
Cap ptr.
Interrupt line
Interrupt pin
Cap ID
Next ptr.
PM capabilities
PMC control/
status register
0x1415
W
W
-
R
R
0x8401
0x8403
0x0000
0x0290
0x00
R/W
R/W
R
R
R
R/W
R/W
R/W
R/W
R/W
R
R
R
R/W
R
R
R
R
R/W
W(bit 4)
-
W
-
-
-
-
-
-
W
W
-
-
W
-
-
W
-
0x068000
0x070103
0x00
0x00000001
0x00000001
0x00000001
0x00000000
0x00000000
Reserved
0x1415
0x0001
0x40
0x00
0x01
0x01
0x00
0x6C01
0x0000
Table 3: PCI configuration space default values