參數(shù)資料
型號(hào): NCP4330DR2G
廠商: ON SEMICONDUCTOR
元件分類: MOSFETs
英文描述: Post Regulation Driver
中文描述: BUF OR INV BASED MOSFET DRIVER, PDSO8
封裝: LEAD FREE, DSO-8
文件頁(yè)數(shù): 10/18頁(yè)
文件大?。?/td> 123K
代理商: NCP4330DR2G
NCP4330
http://onsemi.com
10
Figure 25. HighSide MOSFET Duty Cycle vs. I_ramp
Conditions: Switching Frequency: 400 kHz, Reset Pulse
Duration: 250 ns, Switching Delay (between LS and HS):
100 ns, Cramp = 100 pF.
0
25
50
75
100
0
0.5
1.0
I_ramp (mA)
1.5
2.0
2.5
D
One can note that the duty cycle increases when the
I_ramp current increases. The duty cycle is zero if the
I_ramp current is below about 110
μ
A.
The duty cycle is limited to about 81% mainly by the reset
time and the 100 ns delay that all together represent 14% of
the period. In a 100 kHz application, the relative impact of
these times would be reduced and the maximum duty cycle
would be higher (in the range of 92%).
In fact, the highside ontimes are useful only during the
forward ontimes.
Finally, if the duty cycle of the forward
converter is less than 80%, one can consider that the useful
post regulator duty cycle can vary between 0 and 100%.
It can also be noted that the HS MOSFET can be turned
on while the forward power switch is off, the forward
freewheeling MOSFET (Q2) is on and then no voltage is
applied to the postregulator. This is not an issue since the
MOSFETs Q2 and Q3 derive the L2 coil current so that the
free wheeling operation continues (refer to application
schematic).
However, such a situation should occur only during transient
phases. Should this state occur too frequently, an excessive
heating of the Q2 switch could be produced.
Figure 26. HS MOSFET Duty Cycle vs. I_ramp (zoom)
0
10
20
30
40
50
60
70
0
0.1
0.2
0.3
0.4
0.5
0.6
I_ramp (mA)
D
RESET Block
The “reset” pin should receive the freewheeling drive
signal of the forward (refer to application schematic). When
this voltage exceeds the reset block threshold (2.55 V
typically), the C_ramp capacitor is grounded by an internal
switch for about 250 ns and the lowside MOSFET is turned
on. The circuit is then initialized for a new cycle.
The voltage that is applied to the “reset” pin, may be
negative during one part of the period. The NCP4330
incorporates a negative clamp system to avoid that too
negative voltages on the pin may cause carriers injection
within the die. The negative clamp acts to force a minimum
voltage of about –0.3 V in conjunction with the external
resistor R3. It features a current capability of about 2.0 mA.
Figure 27. Reset Block
Q
NPN
Negative
Clamp
RST pin
C_ramp
C
R3
1
2
3
AND
250 ns
RESET Pin
Voltage
Vdelay
Vdelay
Ctrl
Ctrl
GND
250 ns
HYST COMP
+
Reset signal
2.55 V/
1.55 V
V
DD
V
DD
To HS and LS drivers
相關(guān)PDF資料
PDF描述
NCP4330 300 W 80 PLUS ATX Reference Design
NCP4331DR2G Synchronous Buck Controller for High Efficiency Post Regulation
NCP4331 Synchronous Buck Controller for High Efficiency Post Regulation
NCP4420 6A High-Speed MOSFET Drivers
NCP4429 6A High-Speed MOSFET Drivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NCP4331 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Synchronous Buck Controller for High Efficiency Post Regulation
NCP4331DBR2G 功能描述:IC REG CTRLR BUCK PWM 16-TSSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:100% 電源電壓:8.2 V ~ 30 V 降壓:無(wú) 升壓:無(wú) 回掃:是 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:是 工作溫度:0°C ~ 70°C 封裝/外殼:8-DIP(0.300",7.62mm) 包裝:管件 產(chǎn)品目錄頁(yè)面:1316 (CN2011-ZH PDF)
NCP4331DR2G 功能描述:功率驅(qū)動(dòng)器IC PWM CONTROLLER RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時(shí)間: 下降時(shí)間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube
NCP433FCT2G 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:1.5A Ultra-Small Controlled Load Switch with Auto-Discharge Path
NCP434 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2A Ultra-Small Controlled Load Switch with